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CHAPTERl 
INTRODUCTION 
1.1 Embedded System Design in an Educational Environment 
The design of embedded systems may best be described as the art of making subsystems 
with different communication protocols exchange data with each other. In this area, complex 
logic devices are extremely useful. When subsystems have different protocols, a translator is 
necessary to transmit and receive data. These translators may be as simple as a few discrete 
logic equations or as advanced as a complex state machine. With the ease of state machine 
design and logic optimization, programmable logic devices (PLDs) and synthesis tools make 
this task much simpler. 
1.2 Overview of the ECE 311 Embedded System 
The ECE 311 embedded system uses an EV80960SX board for the core microprocessor 
and support peripherals. Added to this system are a SCSI card and an LCD card. The SCSI card 
is based on the AM33C93ASCSI chip from Advanced Micro Devices. Theon1y SCSI peripheral 
attached to the SCSI adapter is a CD-ROM drive. The LCD card is based on a Sharp display 
using a Xilinx 4005 field programmable gate array (FPGA) as a controller. The external bus of 
the EV80906SX board (XBUS) has a non-buffered extension to allow up to three external 
peripherals to be attached. Figure 1. 1 shows a block diagram of the overall system. 
1.3 Overview ()f Experiments 
In the Microcomputer Design Laboratory (ECE 311) at the University of Illinois, stu­
dents are given the task of constructing an autonomous system given the protocols by which 
certain subsystems exchange data. The subsystems studied include Small Computer Systems 
Interface (SCSI), Dynamic Random Access Memory (DRAM), Direct Memory Access (DMA), 
- ---- -- -- --- --
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parallel interface, and interrupt controller. The software topics include polled input/output 
(I/0) and interrupt driven 1/0. 
These topics are covered in the four laboratory assignments: A Xilinx keypad scanner, 
a virtual printer, a SCSI adapter for the EV80960SX board, and a liquid crystal display (LCD) 
adapter for the EV80960SX board. The software topics are discussed in Chapter 2. The SCSI 
adapter is covered in detail in Chapter 3. Chapter 4 describes the LCD adapter. 
XBUS 
Expansion Card-
EV80960SX SCSI CD-ROM
Adapter Card Drive 
1809601 
Serial EV80960SX LCD LCD 
Terminal i.--, Adapter Card Display EV80960SX 
Board 
Other Adapter
Card 
� 
Figure 1,1 ECE 311 Embedded System 
1.4 The Xilinx Keypad Scanner 
The first experiment is an introduction to the architecture and design tools for FPGAs. 
The students build a controller to scan a keypad and to display the_ value of the key pressed. 
2 
Although the topics of hardware description languages, synthesis, digital simulation, and veri­
fication are introduced in this experiment, its main purpose is to introduce the tools for the fourth 
experiment. In addition, the first experiment allows enough lecture time to adequately introduce 
the second experiment. 
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2.1 Introduction 
CHAPTER2 
EMBEDDED PROGRAMMING 
The second experiment in ECE 311 is the design of a virtual printer. Text is sent from 
the parallel port of a personal computer to the EV80960SX board. The application program 
then displays the data and allows the user to modify the data in some way. In addition to a virtual 
printer, the student must design an application using interrupts to count seconds. The student is 
then asked to build on the knowledge gained from the virtual printer and timer by creating an 
original application. 
Unlike traditional computer systems, embedded systems require the programmer to be 
familiar with the central processing unit (CPU) and I/0 processors in order to develop efficient 
code. Many I/0 processors can be categorized based on the method used to interact with the 
processor. The three mo_st common methods are polled 1/0, interrupt driven I/0, and DMA. Of 
these three, polled I/0 and interrupt 1/0 require programming beyond simple device configu­
ration. 
The only tool used for this experiment is a cross-compiler for the 80960. The tools are 
used to write C and assembly language code that will be downloaded into the EV80960SX board. 
2.2 Polled JJO 
Polled 1/0 is being used when the processor queries the status of a device. When the 
status indicates that data have to be exchanged, the program's execution is altered to service the 
device. The main disadvantage of using polled 1/0 is that the processor wastes cycles when 
there is no need for data exchange. Also, the service interval must be frequent enough to prevent 
the device from overflowing. The advantage of polled 1/0 is that it is relatively easy to program. 
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In ECE 311, polled I/0 is used to control a serial port and a parallel port. The project's 
goal is to receive data from the parallel port for display on a serial terminal The outer polling 
loop tests the value of the parallel port busy signal (PPBUSY). When active, a routine to read 
the data and acknowledge the transfer is called. For the serial port, a status register is polled to 
determine if data are ready to be exchanged. 
To meet the setup and hold times of the parallel and serial ports, a software delay loop 
has to be developed. An example of one used for polling consists of two add instructions, a 
multiply instruction, and a comparison instruction. The loop is completed twenty times for each 
unit of delay. The number of units is passed as an argument to the delay code. The average delay 
for one unit is between twenty and thirty microseconds-. An exact delay is difficult to construct 
due to pipeline interlocking and cache hits and misses. 
For this experiment, a program is designed to read an entire file into a buffer and perform 
any of a.set of user commands on the data. A personal computer is used to send a file through 
its printer port to the EV80960SX board. As the data are read, they are placed into a linked list. 
The advantage of using a linked list is that memory is requested only when needed. The efficient 
use of memory in an embedded system is extremely important. 
2.3 Interrupt 1/0 
The main disadvantage of polled I/0 is that it requires CPU time in order to determine 
if data are available. Since most of the polls will indicate an idle state, the CPU is wasting most 
of the time polling. One solution is to use interrupt driven I/0. In this type ofl/0, the CPU is 
free to perform other tasks until a device signals the need to transfer data. The CPU can then 
suspend the current process, transfer the data, and then resume the suspended process. In this 
manner, the CPU does not waste cycles performing memory accesses that deliver no data. 
5 
- ··-··---- -- -·-· ------- --- ------
The final part of this software experiment is to design a counter that increments once a 
second. The application program must configure the 80960, a timer, and an interrupt controller. 
In addition, the application program must install an interrupt service routine (ISR). 
2.3.1 Configuring the 80960 
Before any interrupts can be serviced, the 80960 must be configured. Figure 2.1 is a list 
of steps necessary to install a pointer for the ISR into the 80960 interrupt table. The first step 
is to locate where the interrupt table is located in memory. By sending an interrupt access control 
(IAC) message to the CPU, a pointer to the interrupt table is placed into the system_base struc­
ture. The address of the ISR is then copied into the interrupt table. The final step is to configure 
the 80960 for interrupt request and acknowledge mode. 
2.3.2 Configuring the 8259A 
To increase the number of interrupt lines available to the 80960 on the EV80960SX 
board, an Intel 8259A programmable interrupt controller has been added. The 8259 A is a general 
purpose interrupt controller used with the 8086 series of microprocessors from Intel. The code 
in Figure 2.2 illustrates how to configure the 8259A. 
Configuring the 8259A is a two-part process. The first part specifies the configuration 
through the use of initialization command words (ICWs). For this experiment, the 8259A is 
configured for edge triggered interrupts and normal end of interrupt mode. Finally, a vector into 
the 80960 interrupt table is loaded. The second part uses operation command words (OCWs) 
to set the interrupt mask. The interrupt mask allows the 8259A to filter interrupt requests from 
other devices. 
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iac_struct iac; 
unsigned int *int_.:table; 
unsigned int *prcb; 
unsigned int system_base[2]; 
/* Store System Base IAC */ 
iac.message_type = Ox80; 
I* place address of buffer*/ 
iac.field3 = (unsigned int)system_base; 
I* issue the IAC message * I
send_iac((int)&iac ); 
I* move PRCB to prcb pointer */ 
prcb = (unsigned int *)system_base[l]; 
I* Interrupt table is here */ 
int_table = (unsigned int *)prcb[5]; 
I* set interrupt vectors */ 
int_table[EVSX_ VEC_TIMER_32A+l] = (unsigned int) timer_int_isr; 
I* initalize 80960SA Interrupt register for the 8259A */ 
i nterrupt_register _ write(OxffOOOSOS'); 
Figure 2.1 80960 Configuration Code 
2.3.3 Interrupt handlers 
One of the more difficult aspects of interrupt driven I/0 is the design of ISRs. An !SR 
must be capable of servicing the device, yet short enough to prevent other processes from being 
locked. Figure 2.3 is a complete interrupt handler for use with an Intel 82C54 timer/counter. 
Since the 80960 has global registers and an interrupt can occur at any time, the first step 
for any ISR is to save the global registers. If the global registers are not saved, then the program 
that was interrupted would suddenly have corrupt data. The next task is to send an acknowledge 
to the 8259A. 
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int level; 
volatile unsigned char *icwl, *icw2, *icw4, *ocwl, *ocw2; 
I* ICW4 needed, single, edge triggered*/ 
*icwl = (unsigned char)(BIT41SNGLINEED4);
I* 8259 3 LSBs *I
*icw2 = (unsigned char)EVSX_ VEC_BASE_8259;
/* 8086 mode, normal EOI, non-buffered */ 
*icw4 = (unsigned char)uP86;
I* Disable all interrupts * I
*ocwl = (unsigned char)OxFF;
/* Acknowlegde all interrupts*/ 
for (level= O; level < 8; ++level) 
*ocw2 = (unsigned char)(SPEC_EOI I level);
/* Enable just the interrupts wanted */ 
*ocwl = (unsigned char)(Ox7F);
Figure 2.2 8259A Configuration Code 
The EV80960SX board has some custom circuitry to prevent multiple timer interrupts 
from overloading the 80960. Therefore, the next step is to reset this circuit to allow the timer 
to resume operation. 
The application program locks a semaphore that should be released once a second. Once 
the semaphore is released, the application program updates a display and locks the semaphore 
again. The final step of this ISR is to release the semaphore so that the application program may 
proceed. 
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ldconst 64, r4 
addo sp, r4, sp 
I* Save the global registers */ 
stq gO, -64( sp) 
stq g4, -48(sp) 
stq g8, -32(sp) 
stt gl2, -16(sp) 
I* Acknowledge interrupt controller*/ 
ldconst Ox67, gl 
Ida Ox28000000, g2 
slob gl, (g2) 
/* Clear timer interrupt * I
Ida Ox24000006, g2 
ldob (g2), g3 
I* Release timer semaphore * I
ldconst OxOO, gl 
stob gl, _timer_semaphore 
/*Restore the global registers */ 
ldq -64(sp), gO 
ldq -48(sp), g4 
ldq -32(sp), g8 
ldt-16(sp), gl2 
ret 
Figure 2.3 Interrupt Service Routine 
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CHAPTER3 
EV80960SX SCSI ADAPTER CARD 
3.1 Introduction 
The third experiment in ECE 311 is the design of a SCSI adapter for the EV80960SX 
board. The SCSI adapter will be used to interface to a CDROM drive to read data and play 
audio. The controller, glue logic, and interconnections are installed on a printed circuit board. 
The purpose of this experiment is to introduce students to the advantages and disadvantages of 
using existing large scale integrated (LSI) components to assemble a system. 
The steps in digital system design include partition, design, and test. Since the intercon­
nections of the glue logic are already specified, the student must contend with the design and 
test portions. As part of the design phase, students must read and understand timing diagrams, 
design glitch-free state machines, and effectively use simulations. Once- the initial design work 
has been completed, the student must then learn how to debug a circuit using a logic analyzer 
and how to interpret incorrect results obtained from a software monitor. The process of design 
and test is an iterative one that eventually leads to a stable solution. 
The programmable array logic chips (PALs) in the SCSI adapter are programmed using 
Warp VHDL from Cypress Semiconductor. This package includes simulation and synthesis tools 
for use with a 22V 10 PAL. Since the 22V10 is not a very complex device, students must learn 
how to write VHDL code that is not only functionally correct, but can be synthesized into the 
limited space available. 
3.2 EV80960SX SCSI Adapter Card Functional Overview 
The EV80960SX SCSI adapter card consists of five interfaces. The first interface is 
between the Intel 80960 microcontroller via the XBUS of the EV80960SX and the 2K by 16 
static random access memory (SRAM) buffer. Unless otherwise stated, all interaction between 
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the 80960 and the SCSI adapter is via the XBUS. Also, the 2K by 16 SRAM buffer will be 
referred to as the DMA buffer. The XBUS is a buffered extension of the internal bus of the 
EV80960SX. Since the EV80960SX is designed around the 80960, the XBUS cycle is similar 
to the bus cycle of the 80960. The second interface is between the AM33C93A and the DMA 
buffer. The third interface is between the 80960 and the registers of the AM33C93A. The fourth 
interface is between the 80960 and the control logic of the DMA controller. The fifth interface 
is between the AM33C93A and the SCSI bus. 
A transaction is defined as the transfer of data over any of the major interfaces . Table 3.1 
lists all of the defined transactions for the SCSI adapter. 
Table 3.1 Defined SCSI Adapter Transactions 
Transaction Definition 
80960<-tDMA Buffer Transfer data between the 
80960 and the DMA buffer 
80960HSCSI Register Transfer control data and sta-
tus information between the 
80960 and the AM33C93A 
DMA Setup Reset DMA counters and set-
upDMA mode 
AM33C93A<-tDMA Buffer Transfer data between the 
AM33C93A into the DMA 
buffer 
AM33C93A<->SCSI Bus Transfer data between a SCSI 
device into the AM33C93A 
3.3 EV80960SX SCSI Adapter Card Datapath 
The SCSI adapter consists of three major datapaths (see Figure 3.1). The first datapath 
of the SCSI adapter is the XBUS. For the ECE 311 system, the XBUS buffers of the.EV80960SX 
are externally enabled at runtime to pass the control and data signals to external hardware . The 
XBUS is intended to interface with only one card. However, by controlling the data path exter­
nally using local buffers, several devices may be placed on an external bus structure. In order 
for the 80960 to access the external hardware, the XBUS is memory mapped into the two regions 
11 
XA(23:22) MODE{J:O] DONE 
"XCSO Arbitrate START State *READY
*DRQ Decode *XB_ENA XWRITE PAL *DAK
PAL 
DONE DMA_ENA DMA_WRITE STATE{3:0J 
*XINTA_IRQ
� 
*SCSI_CS *DRQ
SCSI 
*DAK ClllP 
IRQ 
*XB_ENA *WE DATA{7:0} •a •RE SD{7:0j
XWRITE •OEDIR 
'WE 
74LS245 XAI 
XD{JS:OJ DATA(/5:0) 0 
B A 
*SRAM_CSO *DMA_BHE •Gx *SRAM_CSJ DMA_WR!TE DIR 
u 'WE 74LS245 MODE[J:OJ DATA(/5:HJ s 'OE D A START 
Control 
*SCSI_CSSTATE{J:OJ PAL DATA(7:0J 
DMA_BUSY DMA_COVNT 
*XBEO, "XBEJ DMA_RESET MD[JS:OJ 
•SRAM_CSO
XIVR!TE DMA_WRJTE 
*SRAM_CSJ 2Kbyl6 *DMA_BHE
*WE SRAM 
*XB_ENA •OE•a ADDRESS( J 1: I) 
Vee ...... DIR MA[J0:0] 
*READY 74LS245 
DMA_COUNT .. DMA XA[Jl:l] DMA_RESET 
B A - Address ---
*XREADY
DMA_ENA PAL 
Figure 3.1 SCSI Adapter Datapath 
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Ox30000000 to Ox307FFFFF and Ox30800000 to Ox30FFFFFF. The EV80960SX decodes the 
upper four bits of its internal address bus. If the request is in the XBUS memory range, the lower 
twenty-four address bits and a region bit are passed over the XBUS. Each card then determines 
whether or not to respond to the current request by decoding the two highest address bits 
(XA[23:22]) and the region bit [I]. The second datapath is the DMA channel used by the 
AM33C93A to exchange data with the DMA buffer. The third datapath is the SCSI bus used 
by the AM33C93A and the CD-ROM drive. The SCSI bus is a single ended, narrow architecture. 
3.4 SCSI Interface Signal Definitions 
The control and datapath signal lines of the SCSI interface can be grouped into five 
categories: address and data signals, XBUS datapath control signals, DMA datapath control 
signals, DMA buffer control signals, and AM33C93A control signals. These signals are routed 
to four 22VJO PALs, two CY7C128 2K by 8 SRAMs, six 74LS245 octal bus transceivers, the 
XBUS, the AM33C93A, and a 7416 open-collector buffer. The four 22Vl0 PALs function as 
arbitrator, state machine, controller, and DMA counter, respectively. All signals preceded with 
an asterisk are active low. 
3.4.1 Address and data signals 
The XA[23:22] address bits are presented to an arbitrator by the EV80960SX. The 
arbitrator decodes these bits and activates the appropriate interface.Table 3.2 shows how the 
address bits are mapped to four of the interfaces.The ADDRESS[l l: 1] bits represent the local 
bus shared by the XBUS (XA[l l: I]) and the DMA counter (DMA_ADDR[l 1: 1). The XBUS 
and DMA control signals are required to place the local XBUS buffers or the DMA counter in 
a high impedance state to prevent local bus conflicts. The DATA[15:0J bits represent the local 
bus shared by the XBUS data bits (XD[l5:0]) and the AM33C93A data bits (SD[7:0]). 
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Table 3.2 XB US Memory Map 
XA23 XA22 Subsystem 
0 0 80960 H AM33C93A 
Registers 
0 1 80960<-->SRAM 
1 0 DMASetup 
1 1 LCD (No SCSI card trans-
action) 
3.4.2 XBUS datapath control signals 
Every 80960 memory access requiring the XBUS begins by asserting *XCSO and ends 
by issuing *XREADY. The *XCSO signal is an input to the arbitration logic. When active, 
*XCSO indicates that an 80960 cycle in the XBUS range of the memory map has been issued.
The *READY signal indicates when the data on the local bus are ready for latching. The 
*XREADY signal indicates to theEV80960SX that the data on XD[l5:0J are ready for latching
by the 80960. This signal is a buffered version of *READY (2]. 
The XBUS datapath is controlled by several different signals. The *XB_ENA signal is 
an input to the local XBUS buffers on the SCSI adapter. When active, the other XBUS datapath 
control signals are valid and the local XBUS buffers are enabled. This signal must be inactive 
for the DMA counter to drive ADDRESS[!!:!] and for the AM33C93A to drive DATA[l5:0]. 
Because the AM33C93A is an eight-bit device, the DMA buffer must be byte addressable. 
However, the 80960 has a sixteen-bit datapath, so the DMA buffer must also be word address-
able. The *XBEO signal enables the lower byte, which implies that DATA[7:0J should be valid 
with respect to the 80960. The *XBEl signal enables the upper byte, which implies that DA­
TA[15:8] should be valid with respect to the 80960. The XWRITE signal indicates the direction 
of data flow for an XBUS cycle [l]. 
The XRESET signal is a global control signal for the four PALs and the AM33C93A. 
When active, this signal indicates that the EV80960SX is in a reset state. All PALs and the 
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AM33C93A are reset to a known start-up state. The XRESET signal is also routed to an open­
collector buffer in order to reset the SCSI bus. 
3.4.3 Dl\.iA datapath control signals 
All AM33C93A DMA transactions begin by issuing a *DRQ to the arbitration logic. 
The AM33C93A activates this signal when it has to exchange data with the DMA buffer. The 
*DAK signal is an input to the AM33C93A. When a byte of data has been stored into the DMA
buffer, the control PAL issues a *DAK to indicate the end of a DMA cycle [3}. 
As with the XBUS datapath, various signals are required to control the DMA datapath. 
The DMA_BUSY signal is an input to the DMA counter. When active, the other DMA datapath 
control signals are valid, the DMA counter can drive ADDRESS[l l:l], and the AM33C93A 
can drive DATA[l5:0]. This signal must be inactive for the local XBUS buffers to drive AD­
DRESS[! 1: I] and DATA[l5:0]. The *DMA_BHE signal is an input to a 74LS245 buffer. When 
active during a DMA cycle, this signal configures the datapath to copy the eight-bit data from 
the AM33C93A to the upper byte of the DMA buffer. Specifically, *DMA_BHE configures the 
datapath such that SD[7:0] is copied to DATA[l5:8]. The SD[7:0] data bits are always available 
to DATA[7:0]. The DMA_ WRITE signal is an input toa 74LS245 bufferresponsibleforcopying 
SD[7:0] to DATA[S: 15]. This signal indicates the direction of data flow between theAM33C93A 
and the DMA buffer. 
The DMA_COUNT signal is an input to the DMA counter. Because the PAL used to 
implement the DMAcountercan only driveADDRESS[l 1:2], DMA_COUNT must pulse every 
four DMA cycles to increment the DMA counter PAL correctly. TheDMA_RESET signal sets 
the DMA counter to zero. 
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3.4.4 OMA buffer control signals 
Since the 80960 and the AM33C93A both access the DMA buffer, they must share its 
control signals. In order to be byte and word accessible, the DMA buffer requires two eightwbit 
SRAMs. The control signals *SRAM_CSO and *SRAM_CSl must be active before the DMA 
buffer can be written or read. The *SRAM_CSO signal enables the lower byte of the DMA 
buffer to use DATA[7:0]. Likewise, the *SRAM_CSl signal enables the upper byte of the 
DMA buffer to use DATA[15:8] [4]. 
The only other two signals necessary to control the DMA buffer are *WE and *OE. The 
*WE signal is an input to the DMA buffer indicating that DATA[15:0] should be latched into
the address specified by ADDRESS[l 1:1] [4]. This signal is also connected to *RE of the 
AM33C93A to indicate the direction of data flow between the 80960 and AM33C93A [3]. The 
*OE signal is an input to the DMA buffer indicating that the contents of the DMA buffer specified
by ADDRESS[ll:l] should be placed onDATA[l5:0] [4]. The *OE signal is also connected to 
*WE of theAM33C93A to indicate the direction of data flow between the 80960 and the
AM33C93A [3]. 
3,4,5 AM33C93A control signals 
The AM33C93A must be enabled before it can be accessed by the 80960 or access the 
DMA buffer. The *SCSI_CS signal is an input to the AM33C93A that enables the SD[7:0] bits. 
Data are either latched from or presented to DATA[l5:0] based on the value of *OE and *RE [3]. 
The AM33C93A multiplexes address and data on SD[7:0J. The only other address bit 
is AO. When AO is low, DATA[7:0] specifies the address of an internal register. When AO is 
high, DATA[7:0] represents a value to be stored in the previously specified register of the 
AM33C93A [3]. 
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3.5 State Machine Implementation 
Each transaction of the SCSI adapter is mapped into one state machine. When data have 
to be transferred via an interface, a state machine cycle begins. Each transaction acquires the 
necessary resources and directs the relevant portion of the datapath. Since the interfaces share 
resources and are mutually exclusive in operation, the transactions can be mapped onto each 
other. The state machine is partitioned among four 22V 10 PALs. The PALs are partitioned as 
arbitrator, core state machine, controller, and DMA counter. 
3.5.1 Jnternal state machine signals 
Figure 3.1 shows the detailed datapath including the partitioning of the state machine 
among four 22Vl0 PALs. Because the state machine has to be partitioned among four PALs, 
several additional signals are required to coordinate the functions of the arbitrator, core state 
machine, controller, and DMA counter. 
Once the various devices contend for the local bus and a bus master is selected, the 
START signal from the arbitrator PAL is issued to the core state machine and controller. The 
core state machine and the controller then latch the MODE[l:0] bits. The MODE[l:O] bits 
indicate which transaction the master device has requested. Table 3.3 shows the mapping of the 
MODE[l:O] bits to transactions. 
Table 3.3 MODE Bits Mapping 
MODE[l:0] Transaction 
00 80960ttAM33C93A Registers 
01 80960<-tDMA Buffer 
10 DMA Buffer Setup 
11 AM33C93AttDMA Buffer 
After the core state machine completes its cycle, the DONE signal is sent to the arbitrator. This 
signal indicates to the arbitrator that the current transaction has ended and that contention for 
the local bus may begin again. 
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Due to a shortage of outputs on the 22V10 PAL, the core state machine passes its current 
state to the controller PAL. The controller PAL then activates the appropriate control signals. 
The SCSI adapter must synchronize XBUS control signals with the internal processor clock of 
the 80960. The 80960 uses a 16 MHz, two-phase clocking scheme. The CLK 16 signal is derived 
by dividing the 32 MHz system clock by two and synchronized with XRESET [!]. 
Since the 80960 is word and byte addressable with a 16 bit data bus, there can be no 
address bit 0. To increment the DMA counter properly, the control PAL uses the DMA_BYTE
state variable to pulse DMA_COUNT every four DMA cycles. 
3.5.2 Arbitration and decoding 
Before any transaction involving the SCSI adapter can begin, the arbitration logic must 
grant mastership to the appropriate device. Arbitration is handled by a 22V 10 PAL. A simple 
state machine alternate_s priority between the 80960 and AM33C93A operating in DMA mode. 
The arbitrator begins in an idle state waiting for either subsystem to request the use of the local 
bus via the control signal *XCSO or *DRQ. In the initial state, the 80960 is favored over the 
AM33C93A. lfboth subsystems request the bus at the same time, the 80960 is granted master­
ship of the local bus. Subsequently, the arbitrator enables the local XBUS buffers via *XB_ENA. 
lf the AM33C93Ais the only subsystem to make a request, then it is granted local bus mastership 
and the DMA Address PAL is enabled v iaDMA_ENA. After a transaction occurs, the arbitrator 
enters a second idle state. In this state, the AM33C93A is favored in the resolution of local bus 
access conflicts. Figure 3.2 is a state diagram for the arbitrator. The only exception is the 
AM33C93A H SCSI transaction. In this case, the AM33C93A handles all phases of arbitration 
and selection on the SCSI bus, but the AM33C93A must still go through the arbitration logic 
to transfer data into the DMA buffer. 
The transitions in Figure 3.2 represent conditions that must be met in order to change 
state. These conditions are actually Boolean equations derived from the signals defined in 
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Section 3.4. The equations for each condition and the resultant outputs are defined in 
Appendix A. l. The default transitions occur when an unexpected or reset condition occurs. 
3.5.3 Core state machine and controller 
Figure 3.3 shows the basic states available to implement each transaction. Each trans­
action has different timing needs, so not all states are necessary for each transaction class.Unlike 
the arbitrator state machine, the core state machine does not loop back on itself. Therefore, each 
transition is equal to 1 clock cycle or 31.2 ns. The setup and hold times for each particular 
transaction are constructed using these 31.2 ns blocks of time. The output of the core state 
machine is sent to the controller PAL. The controller PAL decodes the current state of the core 
state machine and activates the appropriate control lines. Because the state latched into the 
controller PAL is one clock cycle behind the current state of the core state machine, the controller 
has to use more elaborate starting and ending conditions to synchronize with the core state 
machine. The output and transition equations for the core state machine are defined in 
Appendix A.2. The output and transition equations for the controller are defined in 
Appendix A.3. 
3.6 Transactions 
The SCSI adapter has five major classes of transactions. Each transaction is defined by 
a unique set of state sequences and control signals. 
3.6.1 The 80960-DMA buffer transaction 
TheXBUS is supposed to be an extension of the 80960processorbus of the EV80960SX 
Evaluation Board. The main difference is the demultiplexing of the address and data bosses. 
The bus timing cycle is very similar to the 80960 [2] except that the *XCSO signal does not 
always transition to the inactive state. This behavior is attributed to the memory mapping method 
used in the EV80960SX. Because the address lines become precharged, the multiplexer that 
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Figure 3.2 Arbitrator State Machine 
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controls *XCSO remains active until the next address cycle. The important side effect is that 
consecutive memory references are not reliable. Appendix B. I shows the modified XBUS tim� 
ing cycle. 
The sequence of states for the 80960+-+DMA buffer read transaction is 
ldle-+Da1-+Db1-+Ra0-+Rbo· For a read cycle, states Dal and Dbl provide 62 ns for the DMA 
buffer to present valid data as required by the manufacturer's time constraints. State Rbo is used 
to provide 32 ns for the DMA buffer to move to a high impedance state [4].
The sequence of states for the 80960+--+DMA buffer write transaction is 
Idle-+Da 14Db 1-+Rao-i,Rbo· For a write cycle, states Dat and Dbl provide 62 ns for the XBUS 
to meet the setup and hold time constraints required by the DMA buffer. As with the read 
transaction, state Rao is used to provide 32 ns for the DMA buffer to move to a high impedance 
state [4]. 
Either *SRAM_CSO or *SRAM_CS 1 must be active for the Dbl and Rao states in order 
to access either the lower or the upper byte, respectively. The *XB_ENA signal is assertecl for 
all cycles in order to pass data, address, and control signals to and from the EV80960SX. The 
*READY signal is asserted during the Rao and Rbo cycles in order to signal the 80960 that the
transaction is ending. During the write transaction, *READY indicates to the 80960 that the 
current memory cycle should end. For a read transaction, *READY indicates that the 80960 
should latch DATA[ 15:0] on <l>b [2]. The XWRITE signal is used by the controller to activate 
*OE for the read transaction or *WE for the write transaction. These two signals must be asserted
in conjunction with *SRAM_CSO or *SRAM_CS 1 for proper DMA buffer access. 
3.6.2 The 80960<->AM33C93A SCSI chip transaction 
The AM33C93A uses the same basic timing diagram presented in Figure 3.3. The main 
difference is that the number of required wait states and data states is significantly higher. 
Another difference is that unlike the DMA buffer transactions, the read and write transactions 
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with theAM33C93A are not symmetric. Thus, the sequence of states that the core state machine 
follows is different for read and write transactions. 
The AM33C93Ais configured for processor indirect addressing mode. The timing char­
acteristics require *SCSCCS to be active for 120 ns for a write cycle and 180 ns for a read cycle 
[3]. The wait state sequence W30-+Wbo ........ Wa1--tWbl ........ Wa2 ........ Wb2 provides 187 ns of delay
during which time *SCSJ_ CS is active. The rest of the sequence Dal ........ Db 1-+ Rao-+ Rho provides 
the data latching cycles and recovery cycles required by the 80960 [2]. The write sequence is 
Wa2-+Wb2.....-tDa1---tDbl to activate *SCSI_CS for 124 ns. The sequence Rao-+Rbo provides the 
necessary recovery time for the 80960 to release the XBUS. The XWRITE signal is used to 
differentiate between a read and a write transaction. From the initial idle state, the core state 
machine will move to state Wao if the transaction is a read and to state W a2 if it is a write. 
3.6.3 The DMA setup transaction 
Before the AM33C93A can transfer data into the DMA buffer, theDMA controller must 
be initialized. The DMA counter can only be reset when the DMA controller is configured. 
Therefore, the DMA controller must be configured for read or write operation for each SCSI 
request transferring data. The transaction to configure the DMA controller is similar to any other 
XBUS request. The DMA_DJR signal is set equal to XWRITE. However, since the controller 
PAL can latch XWRITE with zero wait states, the core state machine can move immediately to 
the data and recovery cycles. 
3.6.4 The AM33C93A-DMA buffer transaction 
Since the AM33C93Ahas no-pins dedicated to addressing in the DMA mode, the address 
bits for the DMA buffer have to be generated by an external PAL Since these address bits also 
share the local bus with the 80960, the controller must enable either the DMA counter or the 
local XBUS buffers. The DMA counter is enabled by the DMA_COUNT signal from the con-
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troller and increments every cycle of the XBUS clock. The definitions of the output equations 
for the DMA counter are found in Appendix A.4. 
Because the AM33C93A is an eight-bit peripheral, the DMA controller must send the 
data bits to either the high byte or the low byte of the DMA buffer. This routing is accomplished 
by alternating the DMA_BHE signal with every cycle of the *DRQ. Once the DMA controller 
has been configured for a read or write operation and the AM33C93A properly programmed, 
data can be moved into the DMA buffer. 
3.6.5 The AM33C93A SCSI chip++SCSI bus transaction 
The AM33C93A is designed to operate SCSI devices with a minimum of overhead. It 
can be programmed to execute an entire SCSI request and notify the host processor only at the 
end of the request or if the request fails [3]. In the ECE 311 system, the AM33C93A acts as a 
SCSI initiator, which originates an operation. The CD-ROM drive acts as a SCSI target, which 
performs the operation [5]. 
The SCSI standard defines the following phases: Bus Free phase, indicating that no 
device is currently using the bus; Arbitration phase, an initiator or target takes control of the 
SCSI bus; Selection phase, the initiator selects a target to perform some operation; and Infor­
mation phase, data are transferred via the data bus. An Information phase may be a Command, 
Data, Status, or Message phase [5]. 
Each SCSI command is in reality a frame called a Command Data Block (COB) that is 
sent to the target. Typical frame lengths are 6 bytes for Group O commands, 10 bytes for Group 
1 commands, and 12 bytes for Group 5 commands [5]. Figures 3.4 and 3.5 show examples of 
Group O and Group 1 commands. 
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I 0080 Arbitrate ID=07 
2 0081 Select ID=OO 
3 0008 Commd Read 
4 0000 Commd Lu=O Logical Block Addr=000014H 
5 0000 Commd 
6 0014 Commd 
7 0001 Commd Transfer Length=O I H 
8 0000 Commd 
9 0022 Dat_in 22H DBP=l 
10 0000 Dat_in OOH DBP=l 
11 0000 Status Good 
12 0000 Msg_in Command Complete 
Figure 3.4 State Transitions for a Group O SCSI Command 
I 0080 Arbitrate ID=07 
2 0081 Select ID=OO 
3 0047 Commd Play Audio MSF 
4 0000 CommdLu=O 
6 0000 Commd Starting M Field at Address OOH 
7 0002 Commd Starting S Field at Address 02H 
8 0021 Commd Starting F Field at Address 21H 
9 0045 Commd Ending M Field at Address 45H 
10 002F Comrnd Ending S Field at Address 2FH 
ll 0020 Commd Ending F Field at Address 20H 
12 0000 Commd 
13 0000 Status Good 
14 0000 Msg_jn Command Complete 
Figure 3.5 State Transitions for a Group 1 SCSI Command 
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4.1 Introduction 
CHAPTER4 
EV80960SX LCD ADAPTER CARD 
The fourth and final experiment in ECE 311 is the design of an LCD adapter for the 
EV80960SX board. The LCD adapter can be used to load data from a personal computer and 
display the image on the LCD screen. After basic functionality is achieved, the student is asked 
to add new features to the adapter. The video random access memory (VRAM), a Xilinx 4005 
FPGA, XBUS decoder, and interconnections are installed on a printed circuit board. 
Unlike the SCSI adapter, the primary controJler is not already designed. The student 
must now contend with the partitioning problem in digital design. Although the glue logic must 
be included in the LCD controller design, the added complexity results in more flexibility in 
design choices. The testing phase also becomes much more complicated. Since most of the 
internal signals of the FPGA are not readily available, careful design and simulation have a 
more important role. 
The LCD controller is designed using System Architect from Mentor Graphics. The 
System Architect tool allows the designer to perform graphical hierarchical and finite state 
machine design. The tool then generates VHDL code for synthesis by a tool called Autologicll. 
Unlike the WarpVHDL tool, System Architect and Autologicll are not constrained by limited 
hardware resources. As a result, the student has to contend with bad design choices made by 
the synthesis tools. In other words, writing VHDL code that simulates correctly is difficult. 
Writing VHDL code that simulates and synthesizes correctly is more difficult. Writing VHDL 
code that simulates, synthesizes, and functions correctly is most difficult. 
26 
··-----------------------
4.2 EV80960SX LCD Adapter Card Functional Overview 
The EV80960SX LCD adapter consists of four interfaces. The first interface is between 
the 80960 and the 512K by 4 VRAM. The 512K by 4 VRAM will subsequently be referred to 
as the video buffer. The second interface is between the LCD controller implemented on a Xilinx 
4005 FPGA and the video buffer. The third interface is between the LCD controller and the 
LCD. The fourth interface is between the VRAM and the LCD. 
The transactions for the LCD adapter are defined in Table 4.1. 
Table 4.1 Defined LCD Adapter Transactions 
Transaction Definition 
80960<->VRAM Transfer data between the 
80960 and the VRAM 
LCD Controllert-t VRAM Generate VRAM refresh -sig-
nals, 
LCD Controllert-tLCD Generate LCD timing signals 
VRAMHLCD Transfer data between the 
VRAM and the LCD. 
4.3 EV80960SX LCD Adapter Card Datapath 
Figure 4.1 shows the three datapaths of the LCD adapter. The first datapath is the XBUS. 
Refer to Section 3.2 for a discussion on mapping the LCD adapter into the XBUS memory 
space. The second datapath is between the LCD and the video buffer. The third datapath is 
between the LCD controller and the LCD. 
4.4 EV80960SX LCD Adapter Signals 
At the adapter level, the signals can be grouped in one of three categories: XBUS decode, 
LCD data from the video buffer, and LCD controller. The XBUS operation 'is similar to the 
SCSI controller (see Section 3.3). Unlike the SCSI adapter, the decode PAL only has to activate 
the LCD_ENA signal when an XBUS transaction is requested. The second grouping of signals 
consists of the data signals SDQ[3:0]. These signals are the four bits shifted from the serial 
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access memory (SAM) of the video buffer and sent t.o the LCD. The third grouping of signals 
includes the LCD controller. 
XA(23:22} 
*XCSO Decode 
PAL 
LCD_ENA 
DONE 
x LCD ENA s 
B *XREADY CPI LCD 
u CP2 Display XWRITE 
LCD SDQ/3:0} 
Controller 'RAS 
*CAS
•w
'TRG 
DSF 256Kby4 
SC VRAM 
XA{Jl?:IJ ADDRESS{ II?:/} 
XD/4:0] DATA/4:0] 
Figure 4.1 LCD Adapter Datapath 
4.5 EV80960SX LCD Controller Signals 
The LCD controller datapath is shown in Figure 4.2. The control and datapath signals 
of the LCD adapter can be grouped into two categories. The first category includes timing signals 
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for the LCD. The second category includes the signals for managing the video buffer. 
4.5.1 LCD timing signals 
The LCD is 320 by 240 pixels with built-in shift registers, latches, and LCD drivers. 
Three signals are required to control the displayed image on the LCD: CP2, CPI, S. The CP2 
signal is used to latch the four bits on the SDQ[3:0J data lines into a row buffer. TheCPl signal 
indicates that the row buffer has been filled and to transfer 320 bits into the LCD matrix. The 
S signal is used to signal the LCD that the next CPI corresponds to the first line of the screen [6]. 
4.5.2 Video buffer signals 
In addition to controlling various DRAM and transfer functions, the *RAS provides the 
latching signal for the row address. The *CAS signal provides the latching signal for the column 
address as well as enabling the data outputs. The *W signal enables data to be written into the 
DRAM. To transfer data from the DRAM into the SAM, the *TRG signal must be activated. 
The DSF signal is used for special functions that are not implemented in the LCD adapter. Since 
each row of the SAM is 512 bits wide, the SC signal shifts the. next four bits onto the SDQ[3:0] 
data lines. Because the LCD latches 4 bits of data every CP2, SC is connected to CP2. 
4.6 EV80960SX LCD Controller Modules 
The video buffer is a dynamic, dual ported memory. Data flow from the XBUS into the 
video buffer DRAM. The first 320 rows of the DR.AM: are then sequentially shifted into the 
SAM. Data from the SAM are then shifted into the LCD. The LCD controller is responsible for 
coordinating these transactions. The LCD controller is a collection of six interacting modules: 
clock generator, priority encoder, refresh, row transfer, and output buffer. The VHDL source 
code for each module may be found in Appendix C. 
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CP2 Priority CPI 
Encoder XT_ENA Generator CP2 
LCD 
Controller 
REFRESH_ENA VRAM *REFRESH_RAS
Refresh *REFRESH_CAS
*RT_ENA
*RT_RAS
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Row 'RAS CPI *RT_W
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*RT_TRG 'IV 
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ROW 
Figure 4.2 LCD Controller Datapath 
30 
4.6.l Clock generator module 
The LCD timing signals are necessary not only for the LCD timing transaction but also 
for synchronizing the other three transactions as well. The clock generator module uses the 
XBCLK signal to construct a pulse waveform that is low for 532 ns and high for 156 ns. The 
pulse signal is then switched from the CP2 signal to the CP 1 signal after a count of 80 pulses 
for the duration of one pulse. To compensate for initial conditions, the S signal counts 19440 
pulses, then holds S high for one pulse. 
4.6.2 Priority encoder module 
The priority encoder is responsible for coordinating the following three transactions: 
refresh. row transfer, and XBUS transfer. Since the DRAM must be refreshed every 8 ms, the 
refresh operation is the highest priority. The row transfer operation must be synchronized with 
the CP2 signal in order for a stable image to be displayed. Thus, row transfers are given second 
highest priority. Since XBUS transfers can be controlled with the *XREADY signal, these 
transfers are give the lowest priority. 
Unlike the SCSI adapter, the LCD adapter uses a rotating priority scheme based on clock 
cycles rather than on actual device requests. Since there are 512 rows in the DRAM, a row must 
be refreshed every 15.6 µs [7]. This constraint allows for 20 CP2 cycles/refresh. During the first 
CP2, the refresh module has control of all of the video buffer control signals. For the next 14 
CP2 cycles, the XBUS module has control of the video buffer control signals. The remaining 
5 CP2 cycles are used to allow current XBUS transfers to complete, but not to allow any new 
XBUS transfer to begin. Since CPI is used to signal a new row in the LCD, the row transfer 
cycle of the video buffer may execute concurrently with CPI. 
31 
4.6.3 Output buffer module 
All of the modules have at least two signals in common. To prevent conflict, the output 
buffer module uses the output of the priority encoder and CPl to inultiplex the three modules 
onto the appropriate data and control lines. 
4.6.4 Video buffer refresh module 
Although the refresh module is the most important module, it is the simplest to imple­
ment. The video buffer requires *RAS to be held high for 70 ns and to be held low for 100 ns. 
The *CAS signal must overlap the *RAS transition from high to low [7]. After the priority 
encoder enables the refresh module, *CAS is set low. Since the default state for *RAS is high, 
only one pulse is required to meet the 70 ns requirement thus, *RAS is made active. The next 
pulse makes *CAS inactive, which satisfies the overlap requirement. Four more pulses are then 
required to meet the 100 ns requirement for *RAS. 
4.6.5 Row transfer module 
The row transfer module implements a DRAM to serial access memory operation. This 
module is actually two submodules. The first submodule is a state machine which generates the 
appropriate control signals. The second submodule switches the row and column addresses such 
that *RAS and *CAS latch the appropriate addresses. 
The sequence for the state machine submodule is to latch the row address using *RAS 
and to enable the serial register by activating *TRG. The column address is then set to OxO by 
the second submodule and latched by the video buffer using *CAS. The data will not be available 
until the next CP2. Therefore, this operation is referred to as an early load operation [7]. The 
use of early load operations increases the difficulty of synchronizing with the S pulse with the 
other LCD signals. 
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4.6.6 XBUS transfer module 
The XBUS module is responsible for controlling the XBUS data transaction. This mod­
ule is composed of three submodules. The first module generates phases for proper XBUS 
operation. The second module is a state machine that generates the proper control signals for 
the XBUS and the video buffer. The third module switches the column and row addresses. The 
operation of the XBUS is documented in Chapter 3. 
The XBUS module implements a normal read or an early write operation on the video 
buffer. The sequence for a read or write is basically the same. The row and column addresses 
are latched as described in Section 4.6.4. The *W signal is active for a write or inactive for a 
read. The data for a write must be valid prior to *RAS and *CAS transitioning to an inactive 
state. The data for a read are available for latching shortly after the *RAS and *CAS signals are 
set high. 
4. 7 Printed Circuit Board Features
The printed circuit board contains several features to .insure reliability and to provide 
versatility. The first feature is a watchdog timer. If the period of the CPI signal is too long, the 
drive transistors in the LCD matrix can be permanently damaged. To prevent damage, power 
for the LCD is routed through a relay. If more than 130 ms pass between CPl pulses, the 
watchdog circuit opens the relay and power is removed from the LCD. A momentary switch is 
installed on the board to reset the watchdog circuit. 
The LCD controller can be programmed in one of two ways. The first way is through 
the xchecker interface of the Xilinx chip. The xchecker interface allows design revisions to be 
loaded into the Xilinx chip from a personal computer. The second way is through an electrically 
programmable read only memory (EPROM) chip installed on the LCD adapter. A fully func­
tional design can be programmed into the EPROM for embedded applications. A switch is 
installed to select the method to be used to configure the Xilinx chip. 
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CHAPTERS 
ECE 311 MONITOR SOFTWARE 
5.1 ECE 311 Monitor Overview 
The BCE 311 monitor is designed to run on top ofMON960, a debugging monitor from 
Intel. The main advantage of MON960 is that it provides most of the low-level device drivers 
and system calls for the C programming language. The ECE 311 monitor consists of several 
debugging routines to facilitate student design. In addition, a primitive file system kernel is 
implemented to access IS0-9660 format CD-ROMs and to play audio compact discs. 
5.2 ECE 311 Monitor Debugging Routines 
The ECE 311 monitor has four classes of debugging routines. The SCSI class allows 
the user to program and to query the AM33C93A. The interrupt class allows the user to configure 
the interrupts of the EV80960SXboard. The DMA buffer class allows the user to exchange data 
between the EV80960SX board and the DMA buffer on the SCSI adapter. And finally. the video 
buffer class allows the user to exchange data with the video buffer on the LCD adapter. 
Commands are parsed by the routine get_command(prompt, command), which parses 
user input and places command arguments into the structure cmd shown in Figure·S.1. The 
individual debugging routines are responsible for error and bounds checking. 
struct cmd { 
char choice; 
int nargs; 
long arg[3]; 
} ;
Figure 5.1 C Structure for cmd 
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5.2.1 DMA buffer class debugging routines 
The DMA buffer is mapped into the address range Ox30400000 to Ox304007FF. The 
disp_sram( cmd) routine reads one byte from the address specified in cmd and displays the
contents on the serial terminal. The mod_sram( cmd) routine is similar to disp _sram( cmd) except
that the address specified is set to the value specified in cmd.The fill_sram( cmd) routine is an
extension to the display_sram( cmd) command. The address range specified in cmd is filled with
a constant value. 
In order to stress test the DMA buffer, the brutalize_sram() generates a series of patterns
which are written to and read back from the DMA buffer. The value read from the DMA buffer 
is compared to the expected value written. Any errors are displayed on the serial terminal. The 
first patte,rn is to write the values from OxO to OxFF into a single location. The address written 
is immediately read back. The pattern is repeated in the next address until every location has 
been exercised. This test is intended to expose timing problems. The next test is to sequentially 
write one byte into every location. The values are read only after all memory locations are filled. 
This test is intended to expose any problems related to datapath control. The relevant source 
code for the DMA buffer routines may be found in Appendix D. l. 
5.2.2 Video buffer class debugging routines 
The video buffer debugging routines are very similar to the SRAM debugging routines, 
except that the addressing method is different. The routines are designed such that locations on 
the LCD screen are specified by row and column. Another difference is that the data for the 
video buffer are only four bits wide. Thus all data to and from the video buffer have all but the 
lowest four bits masked. By utilizing the file system primitives built into MON960, data from 
the hard disk of an external personal computer can be accessed using standard C file descriptors. 
The routine paint_bitmapJrom_hd() can take data in X bitmap fotmat and display it on the
LCD screen. The source code for the video buffer routines may be found in Appendix D.2. 
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5.2.3 Interrupt class debugging routines 
The monitor normally runs at the highest possible priority. This means that no other 
process can interrupt it. The routine set_priority(int) lowers the monitor priority level so that 
interrupts from other devices will be serviced. The mod_intr _mask(int) routine enables the 
8259A Programmable Interrupt Controller and masks unnecessary interrupts. The XBUS inter­
rupt is the lowest priority interrupt to the EV80960SX board [1]. The relevant source code for 
the interrupt routine may be found in Appendix D.3. 
5.2.4 SCSI class debugging routines 
In order to program the AM33C93A, the mod_scsi_reg( cmd) routine must make two 
memory references. The first memory reference writes to address Ox30000000. The AM33C93 
loads the value on the data bus, which indicates which register is to be written. The second 
memory re.ference writes to address Ox30000002 1 which loads the value on the data bus into an 
internal register of the AM33C93A [3]. 
In order to poll the registers of the AM33C93A, the dis_scsi_reg( cmd) routine must 
again make two memory references. The first memory reference writes to address Ox30000000. 
The AM33C93A loads the value on the data bus, which indicates which register is to be read. 
The second memory reference reads from address Ox30000002. The data on the bus are the 
contents of the register specified in the first memory reference [3J. 
The purpose of the mon_dma_init{) routine is to reset the DMA counter and the DMA 
controller for writing. A memory write to address Ox300001 is sufficient to program the DMA 
control logic. 
The purpose of the readsec() routine is to make extended checks of all of the subsystems 
on the SCSI adapter. These tests consist of numerous reads of a patterns CD-ROM. The patterns 
can be determined by an algorithm; thus, the memory in the DMA buffer can be transferred into 
the EV80960SX board for verification. The test includes constant pattern matching, modulus 
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pattern matching, and a mixture of constant and modulus pattern matching. The routine begins 
by initializing the DMA subsystem. The routine then makes four passes reading the first four 
sectors of the patterns CD-ROM. Each sector is 2 KBytes- in length and contains one of the 
constants Ox 00, OxFF, OxAA, or Ox55. The routine then makes four passes reading the next four 
sectors. These sectors can be reconstructed by counting from Oto 255 modulo n, where n = 0, 
64, 128, or 192. The final phase mixes these two data fonns for four more passes on the next 
four sectors. The relevant source code for the SCSI routines may be found in Appendix D.4. 
5.3 ECE 311 Monitor Kernel Routines 
The ECE 311 monitor has a file system kernel for reading IS0-9660 format CD-ROMs. 
It also has a set of vendor specific primitives to play audio compact discs. 
5.3.1 EV80960SX SCSI adapter device driver 
The EV80960SX SCSI adapter card device driver consists of two basic routines. The 
first is the initialization routine scsi_init( ). The first task of scsi_init() is to configure the 80960
interrupts. This consists of installing the jump addresses into the interrupt handler table, masking 
all but the SCSI adapter interrupt, and lowering the MON960 interrupt priority to process all 
interrupts. The second task is to configure the AM33C93A and issue a soft reset to load the new 
configuration data. 
The second routine handles the AM33C93A specific communication, The command 
structure (see Figure 5.2) passed to scsi_io() consists of a generic CDB. The CDB is parsed and
loaded into the AM33C93A. The next step is to issue a select and transfer command to the 
AM33C93A, which then begins the actual process of transferring the command to the CD-ROM 
drive. The device driver is designed to handle two e xception conditions. The first is an unex­
pected data phase, which indicates that the CDB 'is returning more bytes than the AM33C93A 
was programmed to expect. The course of action is to read each new byte until the data flow 
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completes. The routine then returns an error. The other condition is an unexpected message 
phase. This error is usually caused when the CD-ROM drive is not able to return the requested 
amount of data. In this case that SCSI chip is reprogrammed to expect the message in phase. 
The operation completes and an error message is returned. The source code for the file system 
kernel may be found in Appendix D.5. 
struct sctl_io 
) ; 
unsigned target_id; /* IN: SCTL_READ */ 
unsigned cdb_length; /* IN *I 
unsigned char cdb[16]; /*IN*/ 
unsigned char size[4]; /*IN*/ 
unsigned max_msecs; /* IN: milli-seconds before a,bort */ 
unsigned cdb_status; /* OUT; SCSI status*/ 
unsigned char sense[256]; /*OUT*/ 
unsigned sense_status; /* OUT: SCSI status*/ 
Figure 5.2 Structute of Command Sent to scsi_io() 
5.3.2 Audio playback routines 
The audio routines are dependent on the firmware of the CD-ROM drive. The 80960 
can issue vario'us commands to skip tracks and play audio, but the majority of the data is 
processed locally on the CD-ROM drive. The BCE 311 monitor software constantly polls the 
CD-ROM to ascertain the time position in the current audio track. This information is displayed
on the serial terminal. 
5.3.3 File system structure 
The file system is built on the IS0-9660 standard. This standard defines information and 
directory nodes [8]. The software traces the directory nodes until the relevant file is located. 
The program then fo1lows the data nodes of the file. Each 2K block of the file is read into the 
EV80960SX board and stored as a one-way linked list. The head pointer to this list is,passed 
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to any other data processing routines for further use. Currently, the ECE 311 monitor can display 
the text content of a file on the serial terminal and send bitmapped images to the LCD adapter. 
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CHAPTER6 
CONCLUSIONS 
6.1 Summary of the Laboratory Experiments 
BCE 311 exposes students to a variety of hardware and software design issues. The 
experiments build a hierarchy of modern design methods. The first level is the software design. 
By developing virtual printer software that is dependent on hardware implementation, students 
are exposed to the issues of hardware/software co-design. The,next level consists of using LSI 
components to build a system. By designing a SCSI adapter, students are exposed to the problems 
of protocol differences and how to solve these problems using PLDs. At the next level, students 
are indirectly exposed to the issues relating to application specific integrated circuits (ASICs). 
By designing the LCD controller, the student directly controls the functionality of the LCD. 
6.2 Achievements 
The first offering of ECE 311 was in the Fall of 1993. The course was intended to 
supplement basic logic design by introducing students to the advantages and limitations of PLDs 
and FPGAs. In this respect, students and their future employers have provided very positive 
feedback. However, ECE 311 has achieved even higher goals. Instead of providing a series of 
small unrelated experiments, students are assembling an advanced embedded computer system. 
In addition, students are learning to use industrial grade tools to solve real world problems. 
The ECE 311 computer system provides an efficient vehicle for students to learn real 
system design issues. Students apply the theoretical aspects of other courses such as logic design 
and computer architecture in the practical design of a complete system. In addition, students 
are exposed to difficulties in subsystem design and communication. Specifically, issues regard­
ing timing and specification are addressed that cannot be adequately modeled in simulation. 
Finally, the utility and flexibility of programmable logic for rapid prototypes are demonstrated_. 
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The experiments are all designed to allow creativity in implementation and functionality. 
In this regard, the student solutions and independent extensions have far surpassed any expec­
tations. New ideas and challenges to old assumptions are introduced each semester so that the 
material is intellectually stimulating as well as practical. In terms of educating students, this is 
the most satisfying goal achieved. 
6.3 Future Directions 
One of the tasks of embedded system design is to ·make subsystems with different com­
munication protocols communicate with each other. Although ECE 311 succeeds in this goal, 
the practical use of the XBUS is very limited. The course should be migrating to more standard 
interface architectures such as ISA or PCI. 
The hardware design for ECE 311 began in 1992. As a result, most of the components 
are no longer manufactured. Therefore, the LCD adapter and the SCSI adapter should be re­
designed to take advantage of modern technology. 
Finally, the software tools should continue to keep pace with advancing technology. 
ECE 311 is currently migrating from schematic-based design to hardware description language 
design. As new paradigms of digital design are developed, ECE 311 should continue to integrate 
them into the course. 
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APPENDIX A 
EV80960SX SCSI ADAPTER VHDL SOURCE CODE 
The following listings are the source codes for the PALs used in the SCSI adapter. The 
code was compiled and simulated using the Warp VHDL compiler from Cypress Semiconductor. 
A.l Arbitrator/Decode PAL VHDL Listing
ENTITY arbitrator IS PORT ( 
-- Arbitrator inputs/output 
elk, reset, xcsO, done: IN BIT; 
xa24, xa23, drq: IN BIT; 
-- modeO, model, start, xbusy, dma_busy: out bit; 
control_vec: INOUT x01z_vector(4 DOWNTO 0); 
arb_state: INOUT xO!z_vector(Z DOWNTO O); 
-- Definitions for spurious logic condensation 
sram_csl: IN BIT; 
dma_bhe: OUT BIT); 
ATTRIBUTE pin_numbers OF arbitrator: ENTITY IS 
"xcs0:2" & 
"done:3" & 
"xa24:4" & 
"xa23:5 " & 
"drq:6" & 
"reset:?" & 
"sram_cs 1 :8 " & 
"control_vec(4):23" & 
"control_vec(3):22" & 
"control_vec(2):20" & 
"arb_state(0):19 " & 
"arb_state(l):18 " & 
"control_ vec(l ): 17 " & 
"control_vec(0):16" & 
"dma_bhe:15" & 
"arb_state(Z):14 "; 
END arbitrator; 
USE WORK.rtlpkg.ALL; 
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USE WORK.int_math.ALL; 
ARCHITECTURE arch_arb OF arbitrator IS 
BEGIN 
moore: PROCESS (elk, reset) 
VARIABLE none, xbus: BOOLEAN; 
VARIABLE dma_req, both, release, stay, not_done: BOOLEAN; 
VARIABLE xscsi, xsram, dmamode: BOOLEAN; 
BEGIN 
IF reset='!' THEN 
arb_state <= "000"; 
ELS IF ( clk'EVENT AND elk=' 1 ') THEN 
-- Boolean expression to simplify if statements in the case statements 
none:= (xcsO='l' AND drq='l'); 
xbus:=(((xcs0='0' AND drq='l')AND done='O')AND 
(NOT(xa24='1' AND xa23='1'))); 
dma_req := ((xcsO='l' AND drq='O') AND done='O'); 
both:=(((xcsO='O' AND drq='O')AND done='O') AND 
(NOT(xa24='1' AND xa23='1'))); 
release:= (done='l '); 
stay:= (done='O'); 
not_done := (xcsO='O'); 
xscsi := (xa24='0' AND xa23='0') AND done='O'; 
xsram := (xa24='0' AND xa23=' I ')AND done='O'; 
dmamode := (xa24='1' AND xa23='0') AND done='O'; 
arb_state <= 
"000" when (state=idle_x) else 
"001" when (state=idle_d) else 
"010" when (state=cs_x) else 
"011" when (state=cs_d) else 
"100" when (state=wait); 
-- control vector= modeOmodel start/x_busy dma_busy 
- idle_x
IF (arb_state = "000") THEN
IF (xbus OR both) THEN 
control_ vec <= "00000"; 
arb_state <= "010"; 
ELSIF dma_req THEN 
43 
arb_state <= "011 "; 
control_ vec <= "00011 "; 
ELSE 
arb_state <= "000"; 
control_ vec <= ''0001 O";
END IF; 
-- idle_d 
ELSIF (arb_state = "001 ") THEN 
IF (xbus) THEN 
arb_state <= "010"; 
control_vec <= "00000"; 
ELSIF (dma_req OR both) THEN 
arb_state <= "011 "; 
control_ vec <= "00011 "; 
ELSIF none THEN 
arb_state <= "001 "; 
control_vec <= "00010"; 
ELSE 
arb_state <= "000"; 
control_vec <= noOOlO";
ENDIF; 
-cs_x
ELSIF (arb_state = "010") THEN
IF stay THEN 
arb_state <= "010"; 
IF xscsi THEN 
control_vec <= "00100"; 
ELSIF xsram THEN 
control_vec <= "01100"; 
ELSIF drnamode THEN 
control_vec <= "10100"; 
ELSE 
control_vec <= "00010"; 
END IF; 
ELSIF release THEN 
arb_state <= 01 100''; 
control_vec <= '100010";
ELSE 
arb_state <= "000"; 
control_vec <= "00010";
END IF; 
-- cs_d 
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ELSIF (arb_state = "011 ") THEN 
IF stay THEN 
arb_state <= "011 "; 
control_ vec <= "11111 "; 
ELSE 
arb_state <= "000"; 
control_vec <;: "00010'1; 
END IF; 
-- arb_wait 
ELSIF (arb_state = "100") THEN 
IF not_done THEN 
arb_state <= "100"; 
control_vec <= "00010"; 
ELSE 
arb_state <= "000"; 
control_vec <= "00010"; 
END IF; 
END IF; 
END IF; 
END PROCESS; 
- Logic Condensation
condense: PROCESS (srarn_csl, control_vec(O))
BEGIN
IF (sram_csl='O' AND control_vec(O)='l') THEN 
dma_bhe <= 'O'; 
ELSE 
dma_bhe <= 'l '; 
END IF; 
END PROCESS; 
END arch_arb; 
A.2 Core State Machine PAL VHDL Listing
ENTITY core_state IS PORT ( 
- Arbitrator inputs/output 
elk, reset: IN BIT; 
mode 0, mode I, start: IN BIT; 
xwrite. dma_dir: IN BIT; 
clkl6: INOUT BIT; 
control_vec: INOUT x0lz_vector(2 DOWNTO O); 
state: JNOUT x0Iz_vector(3 DOWNTO 0)); 
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ATIRIBUTE pin_numbers OF core_state: ENTITY IS 
"clk:l "& 
"mode0:2 " & 
"model:3 " & 
"reset:4" & 
"start:5" & 
"xwrite:6 " & 
"drna_dir:7 " & 
"clkl6:23" & 
"control_ vec(2):22 " & 
"control_vec(l):21 " & 
"control_vec(0):20" & 
"state(0):19 " & 
"state(l):18 " & 
"state(2):17 " & 
"state(3): 16 "; 
END core_state; 
USE WORK.rtlpkg.ALL; 
USE WORK.int_math.ALL; 
ARCHITECTURE arch_state OF core_state IS 
SUBTYPE state_var IS x0lz_vector(3 DOWNTO O); 
CONSTANT idle:state_var:="0000"; 
CONSTANT waO:state_var:="0001"; 
CONSTANT wbO:state_var:="0010"; 
CONSTANT wal :state_var:="0011"; 
CONSTANT wb!:state_var:="0100"; 
CONSTANT wa2:state_var:="0101"; 
CONSTANT wb2:state_ var:="01 IO"; 
CONSTANT daO:state_var:="0111"; 
CONSTANT dbO:state_var:="1000"; 
CONSTANT dal:state_var:="1001 "; 
CONSTANT dbl:state_var:="1010"; 
CONSTANT rO:state_var:=" 1011 "; 
CONSTANT ral:state_ var:=" 1100"; 
CONSTANT rbl :state_ var:="! IOI"; 
SUBTYPE control_var IS x01z_vector(2 DOWNTO 0); 
CONSTANT wait_state:control_ var::;::"011 "; 
CONSTANT x_ack:control_var:="001 "; 
CONSTANT x_ack_done:control_ var:=" IOI"; 
CONSTANT d_ack:control_ var:="010"; 
CONSTANT done:control_ var:=" 111 "; 
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BEGIN 
moore: PROCESS (elk, reset) 
VARIABLE dma_cycle, x_cycle: BOOLEAN; 
VARIABLE xscsi_r, xscsi_w, xsram: BOOLEAN; 
VARIABLE srarn_scsi, scsi_sram, dma_mode: BOOLEAN; 
BEGIN 
IF reset=' 1' THEN 
state <= idle; 
control_ vec <:;:: wait_state; 
ELSIF (clk'EVENT AND elk=' I') THEN 
xscsi_r := ((((modeO='O' AND model='O')AND clkl6='0')AND 
start=' I ')AND xwrite='01); 
xscsi_w := ((((modeO='O' AND model='O')AND c!kl6='0')AND 
start='! ')AND xwrite='l'); 
sram_scsi := (((modeO='l' AND model='l')AND start='l')AND dma_dir='O'); 
scsi_sram := (((modeO='l' AND model='l')AND start='l')AND dma_dir='l'); 
xsram := (((modeO='O' AND model='l')AND clkl6='l')AND start='!'); 
dma_mode := (((modeO='l' AND model='O')AND clkl6='1')AND start='!'); 
x_cycle := NOT(modeO='l' AND model='!'); 
dma_cycle := (modeO='l' AND model='!'); 
-- idle 
IF (state= idle) THEN 
IF xscsi_r THEN 
state <= waO; 
control_ vec <= wait_state; 
ELSIF xscsi_ w THEN 
state <== wa2; 
control_ vec <= wait_state; 
ELSIF sram_scsi THEN 
state <= dbO; 
control_ vec <= d_ack; 
ELSIF scsi_sram THEN 
state <= daO; 
control_ vec <= d_ack; 
ELSJF xsram THEN 
state<:;;: dal; 
control_ vec <= wait_state; 
ELSIF dma_mode THEN 
.state<= dal; 
control_ vec <= wait_state; 
ELSE 
state <= idle; 
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control_ vec <= wait_state; 
END IF; 
--waO 
ELSIF (state= waO) THEN 
state<= wbO; 
control_ vec <= wait_state; 
--wbO 
ELSIF (state= wbO) THEN 
state<= wal; 
control_ vec <= wait_state; 
-- wal 
ELSIF (state= wal) THEN 
state <= wb 1; 
control_ vec <= wait_state; 
-- wbl 
ELSIF (state= wbl) THEN 
state <= wa2; 
control_ vec <= wait_state; 
--wa2 
ELSIF (state= wa2) THEN 
state<= wb2; 
control_ vec <= wait_state; 
--wb2 
ELSIF (state= wb2) THEN 
state<= dal; 
control_ vec <= wait_state; 
-- daO 
ELSIF (state= daO) THEN 
state<= dl;lO; 
control_ vec <= d_ack; 
--dbO 
ELSIF (state= dbO) THEN 
state<= dal; 
control_ vec <= d_ack; 
-- dal 
ELSIF (state= dal) THEN 
IF (x_cycle) THEN 
control_ vec <= x_ack; 
ELSE 
control_vec <= wait_state; 
END IF; 
state <= db 1; 
-- dbl 
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ELSIF (state; dbl) THEN 
-- rO
IF (x_cycle) THEN 
state <= ra 1; 
control_ vec <= x_ack_done; 
ELSIF (dma_cycle) THEN 
state<= rO; 
control_ vec <= done; 
END IF; 
ELSIF (state; rO) THEN 
state<= ral; 
control_ vec <= done; 
-- ral 
ELSIF (state; ral) THEN 
state <= rb 1; 
control_ vec <= done; 
-- rbl 
ELSIF (state; rbl) THEN 
state <= idle; 
control_ vec <= wait_state; 
END IF; 
END IF; 
END PROCESS; 
-- Clock synchronization for i960 cycles 
clock 16: PROCESS (elk, reset)
BEGIN 
IF (reset ; '1 ') THEN 
clk16 <; 'O'; 
ELSIF (clk'EVENT AND elk;'!') THEN
clk16 <; NOT(clk16);
END IF; 
END PROCESS; 
END arch_state; 
A.3 Controller PAL VHDL Listing 
ENTITY controller IS PORT ( 
- Controller inputs 
elk, xwrite : IN BIT; 
dma_busy, start: IN BIT; 
xbe: IN BIT_ VECTOR(! DOWNTO O);
mode: IN BIT_VECTOR(O TO 1); 
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state_ vec: IN BIT_ VECTOR(3 DOWNTO 0): 
-- Controlle outputs 
sram_cs: INOUT BIT_ VECTOR(! DOWNTO O); 
dma_dir, dma_be: INOUT BIT; 
we, oe, scsi_cs: OUT BIT; 
dma_al_out: INOUT xO!z; 
dma_count, dma_reset: OUT BIT); 
ATTRIBUTE pin_numbers OF controller: ENTITY IS 
"state_ vec(0):2 " & 
"state_vec(l):3 " & 
"state_ vec(2):4 " & 
"state_vec(3):5 " & 
"xbe(0):6 " & 
"xbe(l ):7 " & 
"xwrite:8 " & 
"mode(0):9 " & 
"mode(l):10" & 
"dma_busy:11 " & 
"start:13 " & 
"sram_cs(0):23 " & 
"sram_cs(l ):22 " & 
"we:21 " & 
"oe:20" & 
"scsi_cs:19 11 & 
"dma_count:18" & 
"dma_reset: 17 " & 
"dma_al_out:16 '1 & 
"dma_dir:15 " & 
"dma_be:14 "; 
END controller; 
USE WORK.rtlpkg.ALL; 
USE WORK.int_math.ALL; 
ARCHITECTURE arch_control OF controller IS 
SUBTYPE state_ var IS BIT_ VECTOR(3 DOWNTO O); 
CONSTANT idle:state_ var:="0000"; 
CONSTANT waO:state_ var:="0001 "; 
CONSTANT wbO:state_ var:="0010"; 
CONSTANT wal :state_ var:="0011 "; 
CONSTANT wbl:state_var:="0100"; 
CONSTANT wa2:state_var:;="0101"; 
CONSTANT wb2:state_var:="0110"; 
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CONSTANT daO:state_var:="0111 "; 
CONSTANT dbO:state_var:="1000"; 
CONSTANT dal:state_var:=" 1001 "; 
CONSTANT dbl:state_ var:=" 1010"; 
CONSTANT rO:state_ var:=" IOI I"; 
CONSTANT ral: state_ var:=" 1100"; 
CONSTANT rbl:state_var:="1101"; 
SIGNAL dma_al: BIT; 
BEGIN 
equ_seg: PROCESS (elk) 
VARIABLE xscsi, xscsi_r, xscsi_w: BOOLEAN; 
VARIABLE ssram, ssram_r, ssram_w: BOOLEAN; 
VARIABLE xsram, xsram_r, xsram_w: BOOLEAN; 
VARIABLE dma_set: BOOLEAN; 
BEGIN 
IF (clk'EVENT AND elk='!') THEN 
-- Boolean expression to simplify if statements in the case statements 
xscsi := (mode="OO" AND start='l '); 
xscsi_r := ((mode="OO" AND start=' I') AND xwrite='O'); 
xscsi_w := ((mode="OO" AND start='!') AND xwrite='l'); 
ssram := (mode="! I" AND start='!'); 
ssram_r := ((mode=" 11" AND start='!') AND dma_dir='O'); 
ssram_w := ((mode="ll" AND start='!') AND dma_dir='l'J; 
xsram := (mode="Ol" AND start='l') ; 
xsram_r := ((mode="Ol" AND start='l ') AND xwrite;::'Q'); 
xsram_w := ((mode="Ol" AND start='!') AND xwrite='l'); 
dma_set := (mode=" IO" AND start=' I') ; 
-- DMA counter reset and DMA transefer direction 
IF (state_ vec=idle AND dma_set) THEN 
dma_reset<= '1'; 
dma_dir <= xwrite; 
dma_al <= 'O'; 
dma_be <= 'O'; 
ELSE 
dma_reset <= 'O'; 
dma_dir <;:: dma_dir; 
IF (state_ vec=rO AND mode=" 11 ") THEN 
dma_be <= NOT(dma_be); 
dma_al <= ((dma_be AND NOT(dma_al)J OR (NOT(dma_be) 
AND dma_al)J; 
ELSE 
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dma_al <= dma_al; 
dma_be <;= dma_be; 
END IF; 
END IF; 
-- DMA count pulse 
IF (((state_ vec=rO AND mode=" 11 ")AND dma_al='l')AND dma_be=' 1 ') TH
EN
dma_count <::: 'l '; 
ELSE 
dma_count <;::: 'O'; 
END IF; 
-- SCSI chip select 
IF (NOT((state_vec=dbl OR state_vec=rO)OR state_vec=ral) AND xscsi) THEN
scsi_cs <;:: 'O'; 
ELSE 
scsi_cs <== 'l'; 
END IF; 
-- SRAM chip select 
IF ((ssram OR xsram)AND NOT((state_ vec=dbl OR state_ vec=rO) 
OR state_vec=ral)) THEN 
sram_cs(O) <= NOT(((NOT(dma_be) AND mode(O))AND mode(!)) OR 
((NOT(xbe(O)) AND NOT(mode(O))) AND mode(!))); 
sram_cs(l) <= NOT(((dma_be AND mode(O))AND mode(!)) OR 
((NOT(xbe(l)) AND NOT(mode(O))) AND mode(!))); 
ELSE 
sram_cs(O) <::: 'l'; 
sram_cs(l) <;:: 'l '; 
END IF; 
-- Read/Write for SRAM/SCSI 
IF (NOT(((state_vec=dbl AND state_vec=rO)AND state_ vec=ral)) AND 
((xsram OR ssram)OR xscsi)) THEN 
oe <= NOT((((xwrite AND NOT(mode(O)))AND NOT(mode(l))) OR 
((NOT(xwrite)AND NOT(mode(O)))AND mode(!)) OR 
((NOT(dma_dir)AND mode(O))AND mode(!)))); 
we<= NOT((((NOT(xwrite) AND NOT(mode(O)))AND NOT(mode(l))) 
OR ((xwrite AND NOT(mode(O)))AND mode(l))OR ((dma_dir 
AND mode(O))AND mode(!)))); 
ELSE 
oe <== '1'; 
we<= 'l'; 
END IF; 
END IF; 
END PROCESS; 
52 
tri: triout PORT MAP (dma_al, dma_busy, dma_al_out); 
END arch_control; 
A.4 DMA Counter PAL VHDL Listing.
ENTITY dmacnt IS PORT ( 
elk, do_count, reset, busy: IN BIT; 
count_out: JNOUT x01z_vector(9 DOWNTO O)); 
ATTRIBUTE pin_numbers OF dmacnt:ENTITY IS 
"do_count:2 " & 
"reset:3 " & 
"busy:4" & 
"count_out(l):23 " & 
"count_out(3):22 " & 
"count_out(5):21 " & 
"count_out(7):20 " & 
"count_out(9): 19 " & 
"count_out(8): 18" & 
"count_out(6): 17 " & 
"count_out(4):16" & 
"count_out(2): 15 11 &
"count_out(O): 14 "; 
END dmacnt; 
USE WORK.rtlpkg.ALL; 
USE WORK.int_math.ALL; 
ARCHITECTURE archdmacnt OF dmacnt IS 
SIGNAL count:BIT_ VECTOR(9 DOWNTO O); 
BEGIN 
counter: PROCESS (elk) 
BEGIN 
IF (clk'EVENT AND elk;'!') THEN 
IF reset = 'l' THEN 
count <; "0000000000"; 
ELSE 
IF do-count; 'O' THEN 
count <= count; 
ELSE 
count <= count + 1; 
END IF; 
END IF; 
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END IF; 
END PROCESS counter; 
tstates.: FOR i IN 9 DOWNTO O GENERATE 
tri: triout PORT MAP (count(i), busy, count_out(i)); 
END GENERATE; 
END archdmacnt; 
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APPENDIXB 
XBUS TIMING DIAGRAM 
The following timing diagram relates the 80960 processor bus to the external bus of the 
EV80960SX board. 
B.1 XBUS Read Timing Diagram
CLKl6 
XBCLK 
*XCSO
XA[23:0] 
XWRITE 
DATA[l5:0] 
*XREADY
f- T, +
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APPENDIXC 
EV80960SX LCD ADAPTER VHDL SOURCE 
The controller for the LCD adapter consists of the modules that follow. The VHDL code 
was generated using System Architect from Mentor Graphics. 
C.1 Clock Generator Module VHDL Listing 
-- Component : clk_gen 
LIBRARY arithmetic ; 
USE arithmetic.std_logic_arith.ALL; 
LIBRARY IEEE 
USE JEEE.STD_LOGIC_l 164.ALL; 
USE WORK.lcd_types.ALL; 
ENTITY clk_gen JS 
PORT( 
); 
elk: IN STD_LOGIC; 
reset: IN STD_LOGIC; 
CPI : OUT STD_LOGIC; 
CP2: OUT STD_LOGJC; 
S : OUT STD_LOGIC 
END clk_gen ; 
ARCHITECTURE rt! OF clk_gen IS 
SIGNAL pulse: STD_LOGIC; 
SIGNAL pulse_counter : pulse_range; 
SIGNAL cpl_counter: cpl_range; 
SIGNAL cp2_counter : cp2_range; 
BEGIN 
pulse_count: PROCESS ( elk, reset ) 
BEGIN 
IF (reset=' l ') THEN 
pulse_counter <= To_stdlogicvector(0,5); 
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ELSIF (elk'EVENT AND elk= T) THEN 
IF (pulse_counter < To_stdlogicvector(21,5)) THEN 
pulse_counter <= pulse_counter + To_stdlogicvector(l,5); 
ELSE 
pu1se_counter <:;::;: To_stdlogicvector(0,5); 
END IF; 
END IF; 
END PROCESS pulse_count; 
pulse_gen: PROCESS ( elk, reset) 
BEGIN 
IF (reset = 'l ') THEN 
pulse<= 'O'; 
ELSIF (elk'EVENT AND elk= 'l') THEN 
IF (pulse_counter < To_stdlogicvector(l 7 ,5)) THEN 
pulse <= 'O' ; 
ELSE 
pulse<= 'l'; 
END IF; 
END IF; 
END PROCESS pulse_gen; 
CP2_count: PROCESS ( pulse, reset) 
BEGIN 
IF (reset = T) THEN 
cp2_counter <= To_stdlogicvector(0,7); 
ELSIF (pulse'EVENT AND pulse='!') THEN 
IF (cp2_:counter = To_stdlogicvector(Sl,7)) THEN 
cp2_counter <:;:. To_stdlogjcvector{l ,7) ;
ELSE 
cp2_counter <= cp2_counter + To_stdlogicvector(l,7); 
END IF; 
END IF; 
END PROCESS CP2_count; 
CP _gen : PROCESS ( elk, reset ) 
BEGIN 
IF (reset= 'l ') THEN 
CP2 <='0'; 
CPl <= 'O'; 
ELSIF (clk'EVENT AND elk='!') THEN 
IF (cp2_counter = To_stdlogicvector(Sl,7)) THEN 
CP2 <= 'O'; 
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CPl <= pulse ; 
ELSE 
CP2 <= pulse ; 
CPI<= 'O'; 
END IF; 
END IF; 
END PROCESS CP _gen; 
CPl_count: PROCESS ( pulse, reset) 
BEGIN 
IF (reset= 'l') THEN 
cpl_counter <= To_stdlogicvector(0,15); 
ELSIF (pulse'EVENT AND pulse='!') THEN 
IF ( cp !_counter = To_stdlogicvector( 19440, 15)) THEN 
cpl_counter <= To_stdlogicvector(l,15); 
ELSE 
cp l_counter <= cpl_counter + To_stdlogicvector(l, 15); 
END IF; 
END IF; 
END PROCESS CPl_count; 
S_gen: PROCESS ( elk, reset) 
BEGIN 
IF (reset= 'I') THEN 
S<='O'; 
ELSIF (clk'EVENT AND elk='!') THEN 
IF (cp!_counter < To_stdlogjcvector(l9440,!5)) THEN 
S<='O'; 
ELSE 
S<='l'; 
END IF; 
END IF; 
END PROCESS S_gen 
END rtl; 
C,2 Priority Encoder Module VHDL Listing 
-- Component: priority _encoder 
LIBRARY arithmetic; 
USE arithmetic.std_logic_arith.ALL; 
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LIBRARY IEEE 
USE IEEE.STD_LOGIC_l 164.ALL; 
USE WORK.lcd_types.ALL; 
ENTITY priority_encoder IS 
PORT( 
); 
CP2: IN STD_LOGIC; 
reset: IN STD_LOGJC; 
refresh_en: OUT STD_LOGIC; 
xbus_en: OUT STD_LOGIC 
END priority_encoder; 
ARCHITECTURE rt! OF priority_encoder IS 
SIGNAL CP2_counter : pulse_range; 
BEGIN 
vhdl_priority_encoder: PROCESS ( 
CP2, 
) 
reset, 
CP2_counter 
BEGIN 
IF (reset= 'I') THEN 
CP2_counter <= To_stdlogicvector(0,5); 
refresh_en <= 'O'; 
xbus_en <= 'O'; 
ELSIF ( CP2'EVENT AND CP2 ='I') THEN 
IF (CP2_counter = To_stdlogicvector(20,5)) THEN 
CP2_counter <= To_stdlogicvector(l ,5); 
ELSE 
CP2_counter <;:: CP2_counter + To_stdlogicvector( 1,5); 
END IF; 
END IF; 
IF ((CP2_counter < To_stdlogicvector(14,5)) AND (CP2_counter 
To_stdlogicvector( 1,5))) 
THEN 
xbus_en <;::;:. '1 '; 
refresh_en <::::: 'O'; 
ELSIF (CP2_counter = To_stdlogicvector(16,5)) THEN 
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-�-----··-� -------- ---··-------·------ --
xbus_en <= 'O'; 
refresh_en <= 'I'; 
ELSE 
xbus_en <= 'O'; 
refresh_en <= 'O'; 
END IF; 
END PROCESS vhdl_priority _encoder ; 
END rtl; 
C.3 Output Buffer Module VHDL Listing
-- Component : buffers 
LIBRARY arithmetic ; 
USE arithmetic.std_logic_arith.ALL; 
LIBRARY IEEE 
USE IEEE.STD_LOGIC_l 164.ALL; 
USE WORK.lcd_types.ALL; 
ENTITY buffers IS 
PORT( 
rt_en: IN STD_LOGIC; 
refresh_cas: IN STD_LOGIC; 
refresh_en: IN STD_LOGIC; 
refresh_ras: IN STD_LOGIC; 
r_cas: IN STD_LOGIC; 
r_dsf: IN STD_LOGIC; 
r_ras: IN STD_LOGIC; 
r_trg: IN STD_LOGIC; 
r_ vramaddr : IN byte; 
r_w: IN STD_LOGIC; 
xbus_en: IN STD_LOGIC; 
x_cas: IN STD_LOGIC; 
x_done: IN STD_LOGIC; 
x_dsf: IN STD_LOGIC; 
x_ras; IN STD_LOGIC; 
x_trg: IN STD_LOGIC; 
x_ vramaddr: IN byte; 
x_w: IN STD_LOGIC; 
CAS_bar: OUT STD_LOGIC BUS; 
Done: OUT STD_LOGIC BUS; 
DSF: OUT STD_LOGIC BUS; 
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RAS_bar: OUT STD_LOGIC BUS; 
TRG_bar: OUT STD_LOGIC BUS; 
VRAMAddress: OUT byte BUS; 
W _bar: OUT STD_LOGIC BUS 
); 
END buffers ; 
ARCHITECTURE spec OF buffers IS 
BEGIN 
x_addr_blk: BLOCK (xbus_en ='1') 
BEGIN 
VRAMAddress <= GUARDED STD_LOGIC_ VECTOR(x_vrarnaddr); 
END BLOCK x_addr_blk; 
r_addr_blk: BLOCK ( rt_en = 'l ') 
BEGIN 
VRAMAddress <= GUARDED STD_LOGIC_ VECTOR(r_vramaddr); 
END BLOCK r_addr_blk; 
x_ras_blk: BLOCK (xbus_en =' 1 'J 
BEGIN 
RAS_bar <= GUARDED STD_LOGIC(x_ras); 
END BLOCK x_ras_blk; 
x_cas_blk: BLOCK (xbus_en ='1') 
BEGIN 
CAS_bar <= GUARDED STD_LOGIC(x_cas); 
END BLOCK x_cas_blk; 
refresh_ras_blk: BLOCK (refresh_en = '1') 
BEGIN 
RAS_bar <= GUARDED STD_LOGIC(refresh_ras); 
END BLOCK refresh_ras_blk; 
refresh_cas_blk: BLOCK ( refresh_en = ']') 
BEGIN 
CAS_bar <= GUARDED STD_LOGIC(refresh_cas); 
END BLOCK refresh_cas_blk; 
r_ras_blk: BLOCK ( rt_en = 'l') 
BEGIN 
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RAS_bar <= GUARDED STD_LOGIC(r_ras); 
END BLOCK r_ras_blk; 
r_cas_blk: BLOCK (rt_en = 'l') 
BEGIN 
CAS bar<= GUARDED STD LOGIC(r_cas); - -
END BLOCK r_cas_blk; 
x_trg_blk: BLOCK (xbus_en =' l ') 
BEGIN 
TRG_bar <= GUARDED STD_LOGIC(x_trg); 
END BLOCK x_trg_blk; 
r_trg_blk: BLOCK (rt_en = '!') 
BEGIN 
TRG_bar <= GUARDED STD_LOGIC(r_trg); 
END BLOCK r_trg_blk; 
done_blk: BLOCK (xbus_en ='l') 
BEGIN 
Done<= GUARDED STD_LOGIC(x_done); 
END BLOCK done_blk; 
x_w_blk: BLOCK (xbus_en ='!') 
BEGIN 
W _bar<= GUARDED STD_LOGIC(x_w); 
END BLOCK x_w_blk; 
r_w_blk: BLOCK ( rt_en = '!') 
BEGIN 
W _bar<= GUARDED STD_LOGIC(r_w); 
END BLOCK r_w_blk; 
x_dsf_blk: BLOCK (xbus_en ='l') 
BEGIN 
DSF <= GUARDED STD_LOGIC(x_dsf); 
END BLOCK x_dsf_blk; 
r_dsf_blk: BLOCK ( rt_en = '!') 
BEGIN 
DSF <= GUARDED STD_LOGIC(r_dsf); 
END BLOCK r_dsf_blk; 
END spec; 
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C.4 Refresh Module VHDL Listing
-- Component : vramrefresh 
LIBRARY arithmetic ; 
USE arithmetic.std_logic_arith.ALL; 
LIBRARY IEEE 
USE IEEE.STD_LOGIC_l 164.ALL; 
USE WORK.lcd_types.ALL; 
ENTITY vramrefresh IS 
PORT( 
); 
elk: IN STD_LOGIC; 
refresh_en: IN STD_LOGIC; 
reset: IN STD_LOGIC; 
refresh_cas: OUT STD_LOGIC; 
refresh_ras: OUT STD_LOGIC 
END vramrefresh ; 
ARCHITECTURE state_machine OF vramrefresh IS 
TYPE vramrefresh_state_type IS ( 
start_state, 
cas_on, 
cas_ras_on, 
ras_onl, 
ras_on2, 
ras_on3, 
ras_on4, 
idle 
); 
-- SDS Defined State Signals 
SIGNAL current_state : vramrefresh_state_type := start_state ; 
SIGNAL next_state : vramrefresh_state_type := start_state ; 
BEGIN 
clocked : PROCESS ( 
elk, 
refresh_en. 
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- -----------------
reset 
) 
------------------------------------------------------------------
BEGIN 
IF (reset= '1') THEN 
current_state <= start_state; 
ELSIF ( clk'EVENT AND elk= '1' AND clk'LAST_ VALUE= 'O') THEN 
current_state <= next_state; 
END IF; 
END PROCESS clocked ; 
set_next_state : PROCESS ( 
current_state, 
elk, 
refresh_en, 
reset 
) 
BEGIN 
next_state <= current_state; 
CASE current_state IS 
WHEN start_state => 
IF ( refresh_en='l') THEN 
next_state <:::; cas_on; 
END IF; 
WHEN cas_on :::;> 
IF (TRUE) THEN 
next_state <:::; cas_ras_on; 
END IF; 
WHEN cas_ras_on :::;> 
IF ( TRUE ) THEN 
next_state <:::; ras_on 1; 
END IF; 
WHEN ras_onl => 
IF (TRUE) THEN 
next_state <:::; ras_on2; 
ENDJF; 
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WHEN ras_on2 =>
IF ( TRUE ) THEN 
next_state <= ras_on3; 
ENDIF; 
WHEN ras_on3 =>
IF ( TRUE ) THEN 
next_state <= ras_on4; 
ENDIF; 
WHEN ras_on4 =>
IF ( TRUE ) THEN 
next_state <= idle; 
ENDIF; 
WHEN idle=> 
IF ( refresh_en = 'O' ) THEN 
next_state <= start_state; 
ENDIF; 
WHEN OTHERS=> 
NULL; 
END CASE; 
END PROCESS set_next_state ; 
unclocked : PROCESS ( 
elk, 
refresh_en, 
reset 
) 
BEGIN 
IF (reset= 'l') THEN 
-- Start State Actions 
refresh_ras <= '1'; 
refresh_cas <= T; 
ELSIF ( clk'EVENT AND elk= 'l' AND clk'LAST_ VALUE= 'O') THEN 
-- Default Actions 
refresh_cas <= '1 '; 
refresh_ras <= 'I'; 
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WHEN ras_on2 => 
lF (TRUE) THEN
next_state <= ras_on3; 
END IF; 
WHEN ras_on3 =>
IF (TRUE) THEN
next_state <= ras_on4; 
END IF; 
WHEN ras_on4 =>
IF ( TRUE ) THEN
next_state <= idle; 
END IF; 
WHEN idle=> 
IF ( refresh_en = 'O' ) THEN
next_state <= start_state; 
END IF; 
WHEN OTHERS => 
NULL; 
END CASE; 
END PROCESS set_next_state ; 
unelocked: PROCESS (
elk, 
refresh_en, 
reset 
) 
BEGIN 
IF ( reset = '1' ) THEN
-- Start State Actions
refresh_ras <= 'l '; 
refresh_cas <='I';_ 
ELSIF (elk'EVENT AND elk= 'l' AND elk'LAST_ VALUE= 'O') THEN
-- Default Actions
refresh_cas <= 'I'; 
refresh_ras <= '1 '; 
65 
··----··----·-------------
- State Actions
CASE current_state IS
WHEN start_state =>
refresh_ras <= 'l '; 
refresh_cas <= 'l '; 
WHEN OTHERS => 
NULL; 
END CASE; 
- Transition Actions
CASE current_state IS
WHEN start_state =>
IF ( refresh_en=' 1' ) THEN 
refresh_cas <= 'O'; 
END IF; 
WHEN cas_on => 
IF ( TRUE ) THEN 
refresh_ras <= 'O'; 
refresh_cas <= 'O'; 
END IF; 
WHEN cas_ras_on => 
IF ( TRUE ) THEN 
refresh_ras <= 'O'; 
END IF; 
WHEN ras_onl => 
IF ( TRUE ) THEN 
refresh_ras <= 'O'; 
END IF; 
WHEN ras_on2 => 
IF (TRUE) THEN 
refresh_ras <= 'O'; 
END IF; 
WHEN ras_on3 => 
IF (TRUE) THEN 
refresh_ras <= 'O'; 
END IF; 
WHEN OTHERS => 
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NULL; 
END CASE; 
ENDIF; 
END PROCESS unclocked 
END state_machine ; 
C.5 Row Transfer Module VHDL Listing
-- Component : row _state_machine 
LIBRARY arithmetic ; 
USE arithmetic.std_logic_arith.ALL; 
LIBRARY IEEE 
USE IEEE.STD_LOGIC_l 164.ALL; 
USE WORK.Jcd_types.ALL; 
ENTITY row_state_rnachine IS 
PORT( 
elk: IN STD_LOGIC; 
CPl : IN STD_LOGIC; 
reset: IN STD_LOGIC; 
row_en: OUT STD_LOGJC; 
rt_en: OUT STD_LOGIC; 
r_cas: OUT STD_LOGIC; 
r_dsf: OUT STD_LOGIC; 
r_ras: OUT STD_LOGIC; 
r_trg: OUT STD_LOGIC; 
r_w: OUT STD_LOGIC 
); 
END row _state_machine ; 
ARCHITECTURE state_machine OF row_state_machine IS 
TYPE row_state_machine_state_type IS ( 
start_state, 
ras_lo, 
waitO, 
cas_lo, 
wait!, 
wait2, 
ras_cas_hi 
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); 
-- SDS Defined State Signals 
SIGNAL current_state: row_state_machine_state_type := start_state; 
SIGNAL next_state: row_state_macbine_state_type := start_state; 
BEGIN 
clocked : PROCESS ( 
elk, 
CPl, 
reset 
) 
BEGIN 
IF (reset= '1') THEN 
current_state <= start_state; 
ELSIF ( elk'EVENT AND elk= '1' AND elk'LAST_ VALUE= 'O') THEN 
current_state <= next_state; 
END IF; 
END PROCESS clocked ; 
set_next_state : PROCESS ( 
current_state, 
elk, 
CPl, 
reset 
) 
BEGIN 
next_state <== current_state; 
CASE current_state IS
WHEN start_state => 
IF ( CPl = '1') THEN 
next_state <= ras_lo; 
END IF; 
WHEN ras_lo ;:::> 
IF (TRUE) THEN 
next_state <;;::: waitO;
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END IF; 
WHEN waitO => 
IF ( TRUE ) THEN 
next_state <= cas_lo; 
END IF; 
WHEN cas_lo => 
IF (TRUE) THEN 
next_state <= waitl; 
END IF; 
WHEN wait! =>
IF ( TRUE ) THEN 
next_state <= wait2; 
END IF; 
WHEN wait2 => 
IF (TRUE) THEN 
next_state <::: ras_cas_hi; 
END IF; 
WHEN ras_cas_hi =>
IF (CPI= '0') THEN 
next_state <= start_state; 
END IF; 
WHEN OTHERS => 
NULL; 
END CASE; 
END PROCESS set_next_state ; 
unclocked : PROCESS ( 
elk, 
CPI, 
reset 
) 
BEGIN 
IF (reset= 'I') THEN 
-- Start State Actions 
69 
r_trg<='l'; 
r_ras <= '1'; 
r_cas <= '1'; 
r_dsf <= 'O'; 
r_w <= 'I'; 
row_en <= 'O'; 
rt_en <= 'O'; 
ELSIF ( clk'EVENT AND elk= T AND clk'LAST_ VALUE= 'O') THEN 
-- Default Actions 
r_trg <= 'O'; 
r_ras <= '1'; 
r_cas <= 'l'; 
r_dsf <= 'O'; 
r_w <= 'I'; 
row _en <= 'O'; 
rt_en <= 'I'; 
-- State Actions 
CASE current_state IS 
WHEN start_state => 
r_trg <= 'l'; 
r_ras <= '1 '; 
r_cas <= 'l '; 
r_dsf <= 'O'; 
r_w <= 'l'; 
row_en <= 'O'; 
rt_en <= 'O'; 
WHEN OTHERS => 
NULL; 
END CASE; 
-- Transition Actions 
CASE current_state IS 
WHEN start_state => 
IF (CPI= 'I') THEN 
row_en <= '1 '; 
r_trg <= 'O'; 
rt_en <=' 1 '; 
END IF; 
WHEN ras_lo => 
IF ( TRUE ) THEN 
r_ras <= 'O'; 
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row en<= '1 '· - ,
END IF; 
WHEN waitO => 
IF ( TRUE ) THEN 
r_ras <= 'O';
END IF; 
WHEN cas_lo =>
IF ( TRUE ) THEN 
r_ras <= 'O'; 
r_cas <= 'O'; 
END IF; 
WHEN wait! => 
IF ( TRUE ) THEN 
r_ras <= 'O'; 
r_cas <= 'O'; 
r_trg <= 'l '; 
END IF; 
WHEN wait2 =>
IF (TRUE) THEN 
r_ras <= 'O'; 
r_cas <= 'O'; 
r_trg <= '1 ';
END IF; 
WHEN ras_cas_hi =>
IF (CPI= 'O') THEN 
rt_en <= 'O'; 
r_trg <= 'l '; 
END IF; 
WHEN OTHERS => 
NULL; 
END CASE; 
END IF; 
END PROCESS unclocked ; 
END state_machine ; 
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-- Component: row_address 
LIBRARY arithmetic ; 
USE arithmetic.std_logic_arith.ALL; 
LIBRARY IEEE 
USE IEEE.STD_LOGIC_l 164.ALL; 
USE WORK.lcd_types.ALL; 
ENTITY row _address IS 
PORT( 
); 
CPl : IN STD_LOGIC; 
reset: IN STD_LOGIC; 
row_en: IN STD_LOGIC; 
r_vramaddr: OUT byte 
END row _address ; 
ARCHITECTURE spec OF row _address IS 
SIGNAL r_rowaddr : BYTE; 
BEGIN 
vhdl_row_address: PROCESS ( 
CPl, 
reset 
) 
BEGIN 
IF (reset= '1') THEN 
r_rowaddr <= To_stdlogicvector ( 1, 9); 
ELSIF ( CPl'EVENT AND CPl = '1') THEN 
IF (r_rowaddr = To_stdlogicvector( 239, 9)) THEN 
r_rowaddr <= To_stdlogi'cvector( 0, 9); 
ELSE 
r_rowaddr <= r_rowaddr + To_stdlogicvector( 1, 9); 
END IF; 
END IF; 
END PROCESS vhdl_row_address; 
address_select: PROCESS ( row_en, r_rowaddr) 
BEGIN 
72 
IF (row_en ='!')THEN 
r_ vramaddr <;;: r_rowadd,r; 
ELSE 
r_ vramaddr <;;: To_stdlogicvectot( 0, 9);
END IF; 
END PROCESS address_select; 
END spec; 
C.6 XBUS Transfer Module VHDL Listing 
-- Component: phase_gen 
LIBRARY arithmetic ; 
USE arithmetic.std_logic_arith.ALL; 
LIBRARYIEEE 
USE IEEE.STD_LOGIC_1164.ALL; 
USE WORK.lcd_types.ALL; 
ENTITY phase_gen IS 
PORT( 
); 
elk: IN STD_LOGIC; 
reset: IN STD_LOGIC; 
phasea: OUT STD_LOGIC 
END phase_gen ; 
ARCHITECTURE rt! OF phase_gen IS 
SIGNAL int_phase: STD_LOGIC; 
BEGIN 
vhdl_phase_gen : PROCESS ( 
elk, 
reset 
) 
BEGIN 
IF (reset='!') THEN 
int_phase <= 'O'; 
ELSIF ( clk'EVENT AND elk = '1' ) THEN 
int_phase <= NOT int_phase; 
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END IF; 
END PROCESS vhdl_phase_gen 
phasea <= int_phase; 
END rtl; 
-- Component: xbus_state_machine 
LIBRARY arithmetic ; 
USE arithmetic.std_logic_arith.ALL; 
LIBRARY IEEE 
USE IEEE.STD_LOGIC_1164.ALL; 
USE WORK.lcd_types.ALL; 
ENTITY xbus_state_machine IS 
PORT( 
); 
elk: IN STD_LOGIC; 
LCD: IN STD_LOGIC; 
phasea: IN STD_LOGIC; 
reset: IN STD_LOGIC; 
xbus_en: IN STD_LOGIC; 
XWrite: IN STD_LOGIC; 
addr_select: OUT STD_LOGIC; 
XB_ena: OUT STD_LOGIC; 
XReady: OUT STD_LOGIC; 
x_cas : OUT STD_LOGIC; 
x_done: OUT STD_LOGIC; 
x_dsf: OUT STD_LOGIC; 
x_ras: OUT STD_LOGIC; 
x_trg: OUT STD_LOGIC; 
x_w: OUT STD_LOGIC 
END xbus_state_machine ; 
ARCHITECTURE state_machine OF xbus_state_machine IS 
TYPE xbus_state_machine_state_type IS ( 
start_state, 
XB_ena_active, 
w_active, 
cas_lo, 
wait3, 
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·---------- ----- -----· ----··-
); 
done, 
idle. 
ras_lo, 
ready_lo 
-- SDS Defined State Signals 
SIGNAL current_state : xbus_state_machine_state_type := start_state ; 
SIGNAL next_state : xbus_state_machine_state_type := start_state ; 
BEGIN 
---------------------------------------------------------------
clocked : PROCESS ( 
elk, 
LCD, 
phase a, 
reset, 
xbus_en, 
XWrite 
) 
BEGIN 
IF (reset= 'I') THEN 
current_state <= start_state; 
ELSIF ( clk'EVENT AND elk='!' AND clk'LAST_ VALUE= 'O') THEN
current_state <= next_state; 
END IF; 
END PROCESS clocked 
set_next_state : PROCESS ( 
current_state, 
elk, 
LCD, 
phase a, 
reset, 
xbus_en, 
XWrite 
) 
BEGIN 
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- ---- ----
next_state <= current_state; 
CASE current_state IS 
WHEN start_state =>
IF ( xbus_en = 'l' AND LCD= 'l' AND phasea= 'l') THEN 
next_state <= XB_ena_active; 
ENDIF; 
WHEN XB_ena_active =>
IF (TRUE) THEN 
next_state <= ras_lo; 
ENDIF; 
WHEN w _active =>
IF ( TRUE ) THEN 
next_state <= cas_lo; 
ENDIF; 
WHEN cas_lo =>
IF (TRUE) THEN 
next_state <= ready_lo; 
ENDIF; 
WHEN wait3 =>
IF (TRUE) THEN 
next_state <= done; 
ENDIF; 
WHEN done=> 
IF (TRUE) THEN 
next_state <= idle; 
ENDIF; 
WHEN idle=> 
IF ( xbus_en = 'O') THEN 
next_state <= start_state; 
ENDIF; 
WHEN ras_lo => 
IF (TRUE) THEN 
next_state <= w_active; 
ENDIF; 
WHEN ready_lo => 
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IF ( TRUE ) THEN 
next_state <= wait3; 
END IF; 
WHEN OTHERS => 
NULL; 
END CASE; 
END PROCESS set_next_state ; 
unclocked : PROCESS ( 
elk, 
LCD, 
phasea, 
reset, 
xbus_en, 
XWrite 
) 
BEGIN 
IF ( reset = 'I' ) THEN 
-- Start State Actions 
XReady <= '!'; 
x_done <= 'O'; 
x_ras <= '1'; 
x_w<='l'; 
x_trg <::;: 'I';
x_dsf <= 'O'; 
addr_select <= 'O'; 
XB_ena<= '1'; 
x_cas <;:: 'l ';
ELSIF ( clk'EVENT AND elk= 'l' AND clk'LAST_ VALUE= 'O') THEN 
-- Default Actions 
XReady <= 'l '; 
x_done <;:; 'O'; 
x_ras <:;; '1 '; 
x_w <= '1'; 
x_trg <= '1 '; 
x_dsf <= 'O'; 
addr_select <= 'O'; 
XB_ena <;::; 'O';
x_cas <:;;:; 'l '; 
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-- State Actions 
CASE current_state IS 
WHEN start_state => 
XReady <= '1'; 
x_done <= 'O'; 
x_ras <= '1'; 
x_w <= '1'; 
x_trg <= '1'; 
x_dsf <= 'O'; 
addr_select <= 'O'; 
XB_ena <= '1 '; 
x_cas <= '1'; 
WHEN OTHERS => 
NULL; 
END CASE; 
-- Transition Actions 
CASE current_state IS 
WHEN start_state => 
IF ( xbus_en = '1' AND LCD= '1' AND phasea ='I') THEN 
XB_ena <= 'O'; 
END IF; 
WHEN XB_ena_active => 
IF ( TRUE ) THEN 
x_ras <= 'O'; 
END IF; 
WHEN w_active => 
IF ( TRUE ) THEN 
x_trg <= XWrite; 
x_ras <= 'O'; 
x_ w <= NOT XWrite; 
addr_select <= 'I'; 
x_cas <= 'O'; 
END IF; 
WHEN cas_lo => 
IF (TRUE) THEN 
x_ras <= 'O'; 
x_w <= NOT XWrite; 
x_cas <= '0'; 
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x_trg <= XWrite; 
addr_select <= 'I\ 
XReady <= 'O'; 
ENDJF; 
WHEN wait3 ;> 
lF ( TRUE ) THEN 
x_done <:;;:: '1 '; 
XReady <:;;:: '01 ; 
x_ras <= 'O'; 
x_cas <= 'O'; 
x_w <= NOT XWrite; 
ENDJF; 
WHEN done;> 
lF ( TRUE ) THEN 
XB_ena<:;;:: 'l'; 
END IF; 
WHEN idle;> 
IF ( xbus_en; 'O' ) THEN 
XB_ena <= '1 '; 
ENDJF; 
'WHEN ras_lo => 
lF (TRUE) THEN 
x_ras <= 'O'; 
x_ w <= NOT XWrite; 
addr_select <= '1 '; 
END IF; 
WHEN ready _lo;> 
IF (TRUE) THEN 
XReady <; 'O'; 
x_ras <= 'O'; 
x_cas <:;;:: 'O'; 
x_ w <= NOT XWrite; 
END IF; 
WHEN OTHERS ;> 
NULL; 
END CASE; 
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END IF; 
END PROCESS unclocked ; 
END state_machine ; 
-- Component : xbus_address 
LIBRARY arithmetic� 
USE arithmetic.std_logic_arith.ALL; 
LIBRARY IEEE; 
USE IEEE.STD_LOGIC_l 164.ALL; 
USE WORK.lcd_types.ALL; 
ENTITY xbus_address IS 
PORT( 
); 
addr_select: IN STD_LOGIC; 
Col_addr : IN byte; 
Row_addr: IN byte; 
x_vramaddr: OUT byte 
END xbus_address ; 
ARCHITECTURE rt! OF xbus_address IS 
BEGIN 
vhdl_xbus_address : PROCESS ( 
addr_select'transaction, 
Col_addr'transaction, 
Row_addr'transaction 
) 
BEGIN 
CASE addr_select IS 
WHEN'O'=> 
x_ vrarnaddr <= Row _addr; 
WHEN'!'=> 
x_ vramaddr <= Col_addr; 
WHEN OTHERS => 
x_vramaddr <= "000000000"; 
END CASE; 
END PROCESS vhdl_xbus_address 
END rt!; 
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APPENDIXD 
ECE 311 MONITOR SOURCE CODE 
The following source code listings are from the BCE 311 monitor program. The code 
is compiled and downloaded into the EV80960SX board to provide a user interface to the SCSI 
and LCD adapters. 
D.1 ECE 311 Monitor DMA Buffer Routines
/*****************************************************************/ 
I* Copyright (c) 1993, 1994, University of Illinois */
/*****************************************************************/ 
I* 
* $Header: sram.c,v l.195/01/0412:05:32 greenlaw Exp$
* $Revision: I.I$
* $Log:sram.c,v $
* Revision 1.1 95/01/04 12:05:32 12:05:32 greenlaw (Jonathan Greenlaw)
* Initial revision
*
*I 
#include <stdio.h> 
#include <error.h> 
#include <glob_31 l.h> 
disp_sram(command) 
struct cmd *command; 
{ 
int start, finish, i; 
volatile unsigned char *byte_data; 
start= command->arg[OJ; 
finish= cornmand->arg[lJ; 
if (command->nargs != 2)( 
print_err(NUM_ARGS,command); 
return; 
) 
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) 
if (finish< start) { 
print_err(JNV _RANGE,command); 
return; 
} 
if ((start< 0) II (start> 4095))( 
print_err(JNV _ARG I ,command); 
return; 
} 
if ((finish< O) II (finish> 4095))( 
print_err(JNV _ARG2,command); 
return; 
start= command->arg[O] + SRAM_BASE_ADDR; 
finish= command->arg[l] + SRAM_BASE_ADDR; 
printf ("In") ;fflush( stdout); 
while (finish>= start) { 
) 
printf("ln%8X: ",start);fflush(stdout); 
for (i=l;((i <= 16) && (finish>= start));i++){ 
if(i == 9) 
printf(": ");fflush(stdout); 
byte_data = (volatile unsigned char *)start; 
printf("%2X ", *byte_data);fflush(stdout); 
start+;;:. sizeof(unsigned char); 
} 
printf ( "In In" );ffl ush( stdout ); 
fill_sram(command) 
{ 
struct cmd *command; 
int start, finish, fill, i; 
volatile unsigned char *byte_data; 
start= command->arg[O]; 
finish= command->arg[l]; 
fill= command->arg[2]; 
if (command->nargs != 3)( 
print_err(NUM_ARGS,command); 
return; 
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if (finish< start){ 
print_err(INV _RANGE,command); 
return; 
) 
if ((start< 0) II (start> 4095)){ 
print_err(INV _ARG I ,command); 
return; 
) 
if ((finish< 0) II (finish> 4095)){ 
print_err(INV _ARG2,command); 
return; 
) 
if ((fill< 0) II (fil > 255)){ 
print_err(INV _ARG3,command); 
return; 
) 
start= command->arg[O] + SRAM_BASE_ADDR; 
finish= command->arg[l] + SRAM_BASE_ADDR; 
while (finish>= start) { 
*(volatile unsigned char *)start= fill; 
start+= sizeof(unsigned char); 
mod_sram(command) 
struct cmd *command; 
int addr; 
if (command->nargs != 2){ 
print_err(NUM_ARGS,command); 
return; 
if ((command->arg[O] < O) II (command->arg[O] > 4095)){ 
print_err(INV _ARGl,command); 
return; 
if ((command->arg[l] < 0) II (command->arg[l] > 256)){ 
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) 
print_err(INV _ARG2,command); 
return; 
addr= SRAM_BASE_ADDR + command->arg[O]; 
*(volatile unsigned char *)addr = comrnand->arg[l]; 
brutalize_sram() 
{ 
int start, finish, data, i, j; 
start= O; 
finish= 4095; 
start+= SRAM_BASE_ADDR; 
finish+= SRAM_BASE_ADDR; 
while (finish >= start){ 
for U=O; j<256; j++) { 
) 
*(volatile unsigned char *)start= j; 
data= *(.volatile unsigned char *)start; 
if G != data){ 
printf("BOOM! %8X %din" ,start,j);fflush(stdout); 
return(O); 
if (((start+l-SRAM_BASE_ADDR) % 256) == 0) 
) 
printf("%d Bytes Tested\n" ,(start+ 1-SRAM_BASE_ADDR)); 
fflush(stdout); 
start+= sizeof(unsigned char); 
for G=O;j<256; j++){ 
start= SRAM_BASE_ADDR; 
while (finish>= start){ 
) 
*{volatile unsigned char *)start= (start+j)&OxFF; 
start+= sizeof(unsigned char); 
start= SRAM_BASE_ADDR; 
while (finish>= start){ 
data= (*(volatile unsigned char *)start); 
if (((start+j)&Oxff) != data){ 
printf("BOOM! %8X %dln",(int) start,j);fflush(stdout); 
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} 
start+= sizeof(unsigned char); 
} 
if ((U+ I) % 64) ;; 0) printf("%d Passes Testedln" ,U+ l)); 
fflush(stdout); 
} 
D.2 ECE 311 Monitor VRAM Routines
/******************************************************************/ 
I* Copyright (c) 1993, 1994, University of Illinois */ 
I* Changes: 
* 5/10/94 Kevin Nickels
* Added version information
* l l/20/94Kevin Nickels
* Changed get* to get* _hd
* 12/14/94Kevin Nickels
* 
* 
* 
* 
* 
* 
* 
* 
Fixed the annoying no-backspace bug ... was using 
gets() instead of readline() to get filename. 
Changed nibble_inlnibble_out to the way we ask the 
students to do it. (see lite_bar.C) 
Changed hard limits on size of bitmap to dump 
(overflow protection) to use #defines 
MAX_LCD_WIDTH, MAX_LCD_HEIGHT (see glob_311.h) 
Only read in min(MAX_LCD_HEIGHT,height) lines of file. 
*/ 
/********'!'*********************************************************! 
I* 
* $Header: vram.c,v Ll 95/01/04 12:05:39 greenlaw Exp$
* $Revision: 1.1 $
* $Log:vram.c,v $
* Revision 1.1 95/01/04 12:05:39 12:05:39 greenlaw (Jonathan Greenlaw)
* Initial revision
*
*I 
#include <stdio.h> 
#include <error.h> 
#include <errno.h> 
#include <string.h> 
#include <glob_31 l.h> 
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- --·-·----·-------------
nibble_out (row,col,data) 
int row; int col; unsigned char data; 
volatile unsigned char *addr =
(unsigned char *)(VRAM_BASE_ADDR + (row<<lO) + (col<<!)) ; 
*addr = Oxf & data;
) 
int nibble_in (row,col) 
int row; int col; { 
volatile unsigned char *addr = 
(unsigned char *)(VRAM_BASE_ADDR + (row<<lO) +(col<<!)); 
return Oxf & *addr; 
I* 
* Flip nibble -- so the picture looks right
*I
unsigned char flip_nibble (data)
unsigned char data; 
{ 
) 
data= data & Oxf; 
return ( (data&Oxl) <<3) I 
( (data&Ox2) <<1 ) I 
( (data&Ox4) >>1) I 
( (data&Ox8) >>3 ) ; 
static char buffer[ I 024]; 
static int ptr; 
static int size; 
struct icon { 
) ; 
int width, height; 
unsigned char *data; 
static struct icon icon; 
int min(int a, int b) 
{ 
if (a<b) return a; else return b; 
) 
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int get_dec_number_hd(FILE *f) 
{ 
) 
char *p; 
if (fgets(buffer,sizeof(buffer),f) == NULL) return -1; 
if ((p = strchr(buffer,' '))==NULL) return -1; 
if ((p = strchr(p+ !,' ')) == NULL) return -1; 
return atoi(p ); 
I* -------------------------------------------------------------------------
* Paint bitmap from hard drive
* 1) Get filename from user
* 2) Open file
* 3) Read Header
* 4) Allocate memory for structure of nibbles (actually, chars)
* 5) Read in nibbles (conversion from bytes->nibbles on the fly)
* 6) Clear the screen and ouput nibbles
* Note: - ;:::: bitwise complement
* flip_nibble is used because we get the data in logical bit-order and
* the LCD is in strange order (D3D2DlDO)(D7D6D5D4)(etc)
* ----------------------------------------------------------------------------
*/ 
paint_bitmap_from_hd() { 
FILE *f; 
char fn_buffer[256]; 
int numBytes,numNibbles,widthBytes,widthNibbles,k; 
int r,c; 
I* Get Filename * I
printf("Enter filename: 11); fflush(stdout); 
getline(fn_buffer, 256); 
printf("ln"); fflush(stdout); 
errno = O; 
f=fopen( fn _buffer, "r'1 );
if(f==NULL) { 
printf( "Open of %s for input failed: %s\n", 
fn_buffer, strerror(errno)); 
fflush(stdout); 
return; 
) 
I* Read icon header and malloc memory */ 
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I* First line- #define smiley_width 36 */ 
icon. width= get_dec_number_hd(f); 
!* Second line -#define smiley_height 36*/ 
icon.height= min(get_dec_number_hd(f).MAX_LCD_HEIGHTJ; 
/*Throwout the third line- static char smiley_bits[] = { */ 
fgets(buffer.sizeof(buffer),f); 
widthBytes = ((icon.width+ 7)/8); 
widthNibbles = (widthBytes)*2; 
nurnNibbles = widthNibbles * icon.height; 
printf("This icon is %d wide and %d high; allocating %d Nibbles\n", 
icon.width, icon.height, numNibbles);fflush(stdout); 
icon.data= 
(unsigned char *)malloc(numNibbles*sizeof(unsigned char)); 
if (icon.data== NULL) { 
printf("Could not malloc enough memory for icon. :(\n\n"); 
fflush(stdout); 
return; 
I* Initialize get_hex_number_hd() and read in bytes*/ 
size= ptr = O; 
for (r=O; r<icon.height; r++) { 
I* Print status_ updates * I
} 
if ((icon.height-r) % 10 == 0) { 
printf("\r%d ",icon.height-r); 
fflush(stdout); } 
for (c=O; c<widthBytes; c++) { 
I* Grab the number from the file * I
k = (get_hex_number_hd(f) & Oxff); 
I* Store lower nibble */ 
icon.data[r*widthNibbles+c*2] = k & OxOf; 
I* Store upper nibble */ 
icon.data[r*widthNibbles+c*2+ l] = (k & OxfO) >> 4; 
printf("\r In"); fflush(stdout); 
I* Erase VRAM * I
for (r=O; r<512; r++) 
for (c=O; c<512; c++) 
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nibble_out(r,c,(unsigned cha r)OxF); 
!* Put icon to VRAM */ 
for (r=O; r<nun(icon.height,MAX_LCD_HEIGHT); r++) 
for (c=O; c<nun(widthNibbles,MAX_LCD_ WIDTH); c++) 
nibble_ out( r ,c,flip _nibble( -icon. data[ r*widthN ib bles+c])); 
free(icon.data); 
fclose(f); 
disp_vram(command) 
{ 
struct cmd *conunand; 
int row, col, startrow,startcol, finishrow, finishcol, i; 
volatile unsigned char data, fill ; 
startrow = command->arg[O]; 
startcol;:: command->arg[l]; 
fi.nishrow = command->arg[2]; 
finishcol = command->arg[3]; 
fill= (unsigned char) command->arg[ 4]; 
if (command->nargs != 4){ 
print_err(NUM_ARGS,command); return; } 
if (finishrow < startrow II finishcol < startcol){ 
print_err(!NV _RANGE,comma nd); return; ) 
if ((startrow < 0) II (startrow > Oxlff)){ 
print_err(INV _ARG l,command); return; } 
if ((startcol < 0) II (startcol > Oxlff)){ 
print_err(!NV _ARG2,cornrnand); return; } 
if ((finishrow < 0) II (finishrow > Oxlff)) ( 
print_err(INV _ARG3,command); return; } 
if ((finishcol < 0) II (finishcol > Oxlff )){ 
print_err(INV _ARG4,command); return; } 
row = startroW; 
printf("\nDisplay o/ox o/ox to o/ox o/ox\n" ,startrow,startcol;finishrow,finishcol); 
89 
-- ------- --
} 
fflush(stdout); 
while (row<= :finishrow ) { 
col = startcol; 
printf("\nAddress %8x (Row %2x) : ", 
VRAM_BASE_ADDR+(row<<S),row); 
fflush(stdout); 
for ( i=l ; (col<= finishcol); i++) { 
} 
row++; 
if (i%9==0) printf(" :: ");fflush(stdout); 
data:::; nibble_in(row,col); 
printf("%x ",Oxf & data);fflush(stdout); 
col++; 
printf ( "In In") ;ffl ush( stdout); 
fill_ vrani( command) 
struct cmd *command; 
int row, col, startrow,startcol, finishrow, finishcol, i; 
volatile unsigned char *data, fill; 
startrow = command->arg[OJ; 
startcol = command->arg[l]; 
finishrow = command->arg[2]; 
finishcol = command->arg[3]; 
fill= (unsigned char) command->arg[4]; 
if (command->nargs != 5){ 
print_err(NUM_ARGS,command); return; } 
if (finishrow < startrow I! finishcol < startcol){ 
print_err(INV _RANGE,command); return; J 
if ((startrow < 0) II (startrow > Oxlff)){ 
print_err(INV _ARG 1,command); return; } 
if ((startcol < 0) II (startcol > Oxlff )){ 
print_err(INV _ARG2,command); return; } 
if ((finishrow < 0) II (finishrow > Oxlff)){ 
print_err(INV _ARG3,command); return; } 
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) 
if ((finishcol < 0) II (finishcol > Oxlff )){ 
print_err(INV _ARG4,command); 
if (fill > Oxf) { 
print_err(INV _ARG5,command); 
row=startrow; 
while ( row<= finishrow ) 
col=startcol; 
while ( col <= finishcol ) { 
nibble_out(row,col,fill); 
col++; 
row++; 
return; } 
return; } 
mod_ vram(command) 
{ 
struct cmd *command; 
int row,col,addr,data,readback; 
if (command->nargs != 3){ 
print_err(NUM_ARGS,command); return; } 
if ((command->arg[O] < 0) II (command->arg[O] > Oxlff)){ 
print_err(INV _ARGl,command); return; } 
if ((command->arg[l] < 0) II (command->arg[l] > Oxlff )){ 
print_err(INV _ARG2,command); return; } 
if ((command->arg[2] < 0) II (command->arg[2] > Oxf )){ 
print_err(INV _ARG3,command); return; } 
nibble_out(command->arg[O],command->arg[l],command->arg[2]); 
readback = nibble_in(command->arg[O],command->arg[l]); 
printf("Address %8x: (row %2x, column %2x): modified to %x \n", 
addr,command->arg[O],command->arg[l],command->arg[2]); 
printf("Address %8x: (row %2x, column %2x): read back as %x\n", 
addr,command->arg[O],command->arg[l],readback);fflush(stdout); 
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D.3 ECE 311 Interrupt Routines
/******************************************************************/ 
I* Copyright (c) 1993 University of Illinois */ 
/******************************************************************/ 
I* 
* $Header: intr_asm.s,v I.I 95/01/04 12:04:08 greenlaw Exp$
* $Revision: 1.1 $
* $Log:intr_asm.s,v $
# Revision I.I 95/01/04 12:04:08 12:04:08 greenlaw (Jonathan Greenlaw)
# Initial revision
#
*I
.text 
.global _xbusa_int_isr 
.global _mon_xbusa_int_isr 
.global _set_priority 
.global _user_isr 
.global _scsi_semaphore 
.global _scsi_message 
.global _scsi_num 
/******************************************************************! 
I* All user interrupt handlers are placed here. Assembly 
language is required to insure that the global registers are 
not clobbered * I
/******************************************************************/ 
!******************************************************************/ 
I* set_priority(int arg): 
arg: is a priority level where O - lowest, 
31 -highest 
This should not be necessary, but it is here if needed. 
According to the NINDY Documentation, NINDY runs at level 
31. We assume the user program will inherit that value.
Therefore, we have to lower it to see the interrupts. This
may or may not be the case. */ 
!******************************************************************/ 
.align 2 
_set_priority: 
ldconst 64, r4 
addo sp, r4, sp 
stq gO, -64(sp) 
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stq g4, -48(sp) 
stq g8, -32(sp) 
sttgl2, -16(sp) 
ldcanst OxOO!fOOOO, gl 
mad pc gO, g I, go 
ldq -64(sp), gO 
ldq -48(sp), g4 
ldq -32(sp), g8 
ldt -16(sp), gl2 
ret 
!******************************************************************! 
/* xbusa_int_isr() 
This is the !SR for the SCSI chip. 
This routine is used by the IS0-9660 filesystem. */ 
/******************************************************************! 
.align 2 
_xbusa_int_isr: 
ldconst 64, r4 
addo sp, r4, sp 
stq gO, -64( sp) 
stq g4, -48(sp) 
stq g8, -32(sp) 
stt gl2, -16(sp) 
I* Acknowledge Interrupt Controller*/ 
ldcanst Ox61, gl 
Ida Ox28000000, g2 
stab gl, (g2) 
I* Find out what interrupt actually occurred * I
ldcanst Ox 17 ,g I 
Ida Ox30000000, g2 
stab gl, (g2) 
Ida Ox30000002, g2 
!dab (g2), gl
stab gl, _scsi_num
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I* Read message passed*/ 
ldconst OxOf,gl 
Jda Ox30000000, g2 
stob gl, (g2) 
Ida Ox30000002, g2 
ldob (g2), gl 
stob gl, _scsi_message 
I* Determine Phase * I
ldconst Ox!O,gl 
Jda Ox30000000, g2 
stob g I, (g2) 
Ida Ox30000002, g2 
ldob (g2), gl 
stob g 1, _scsi_phase 
I* Release SCSI semaphore */ 
ldconst Ox 00, g I 
stob g 1, _scsi_semaphore 
Jdq -64(sp), gO 
ldq -48(sp), g4 
ldq -32(sp), g8 
ldt-16(sp), g12 
ret 
I* Used for the monitor to return only the interrupt number from SCSI Chip*/ 
.align 2 
_mon_xbusa_int_isr: 
ldconst 64, r4 
addo sp, r4, sp 
stq go, -64{sp) 
stq g4, -48(sp) 
stq g8, -32(sp) 
sttg12, -16(sp) 
I* Acknowledge Interrupt Controller*/ 
ldconst Ox61, gl 
Jda Ox28000000, g2 
stob gl, (g2) 
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I* Find out what .interrupt actually occured */ 
ldconst0x17,gl 
lda Ox30000000, g2 
stob g 1, (g2) 
lda Ox30000002, g2 
ldob (g2), gl 
Ida fmtl, gO 
call _printf 
ldq -64(sp), gO 
ldq -48(sp), g4 
ldq -32(sp), g8 
ldt-16(sp), g12 
ret 
.align 2 
D.4 ECE 311 Monitor SCSI Routines
!******************************************************************/ 
!• Copyright (c) 1993, 1994, University of Illinois */ 
/******************************************************************/ 
I* 
* $Header: scsi.c,v 1.195/01/04 12:05:27 greenlaw Exp$
* $Revision: 1.1 $
* $Log:scsi.c,v $
* Revision LI 95/01/04 12:05:27 12:05:27 greenlaw (Jonathan Greenlaw)
* Initial revision
*
*I 
#include <stdio.h> 
#include <glob_3 l l.h> 
#include <error.h> 
dis_scsi_reg(command) 
struct cmd *command; 
int scsi_reg, scsi_base; 
95 
scsi_reg = SCS!_BASE_ADDR + 2; 
scsi_base = SCS!_BASE_ADDR; 
*(volatile unsigned char *)scsi_base = command->arg[O]; 
printf("\nReg %2X = %2Xln" ,command->arg[O], 
*(volatile unsigned char *)scsi_reg); fflush(stdout); 
mod_scsi_reg(command) 
struct cmd *command; 
{ 
} 
int scsi_reg, scsi_base; 
scsi_base = SCSI_BASE_ADDR; 
scsi_reg = SCSI_BASE_ADDR + 2; 
*(volatile unsigned char *)scsi_base = command->arg[O]; 
*(volatile unsigned char *)scsi_reg = command->arg[l]; 
printf("ln Reg %2X set to %2Xln", command->arg[O], command->arg[l]); 
fflush(stdout); 
dma_init(command) 
int command; 
{ 
} 
int dma_base, scrap; 
dma_base = DMA_BASE_ADDR; 
if (command== DMA_ WRITE) 
*(volatile unsigned char *)dma_base = OxOO; 
else/* DMA_READ */ 
scrap= *(volatile unsigned char *)dma_base; 
D.5 ECE 311 Kernel SCSI Device Driver Routines 
/******************************************************************! 
I* Copyright (c) 1993, University of Illinois */ 
/******************************************************************/ 
I* 
* $Header: sctl.c,v I.I 95/01/04 12:07:06 greenlaw Exp$
* $Revision: 1.1 $
* $Log:sctl.c,v $
* Revision I.I 95/01/04 12:07;06 12:07:06 greenlaw (Jonathan Greenlaw)
* Initial revision
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* 
*I 
#include <stdio.h> 
#include <scsi.h> 
int scsi_num; 
int scsi_message; 
int scsi_semaphore; 
int scsi_phase; 
#define.SCSI_BASE_ADDR Ox30000000 
#define DMA_READ O 
#define DMA_ WRITE 1 
int scsi_init() 
{ 
} 
int scsLreg, scsi_base; 
volatile unsigned char *byte_data; 
scsi_semaphore = I; 
scsi_base = SCSI_BASE_ADDR; 
scsi_reg = SCSI_BASE_ADDR + 2; 
fs_insert_intr(); 
rnod_intr_rnask(Oxfd); 
set_priority(O); 
/*Initilize SCSI ID and Soft reset*/ 
*(volatile unsigned char *)scsi_base = OxOO; 
*(volatile unsigned char *)scsi_reg = Ox8F; 
*(volatile unsigned char *)scsi_base = Oxl8; 
*(volatile unsigned char *)scsi_reg = OxOO; 
while ( scsi_semaphore == 1 ) 
eat_tirne{l); 
return I; 
int scsi_io( command) 
struct sctl_io *command; 
{ 
int scsi_reg, scsi_base, i, scrap_reg, scrap_base; 
volatile unsigned char *byte_data; 
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scsi_base = SCSI_BASE_ADDR; 
scsi_reg = SCSI_BASE_ADDR + 2; 
scsi_semaphore = 1; 
if ((command->cdb[OJ == Oxl5) II (command->cd�[OJ == Ox55)) 
dma_init(DMA_READ); 
else 
dma_init(DMA_ WRITE); 
*(volatile unsigned char *)scsi_base = OxOO; 
*(volatile unsigned char *)scsi_reg = command->�db_length; 
*(volatile unsigned char *)scsi_base = OxO I; 
*(volatile unsigned char *)scsi_reg = Ox88; 
*(volatile unsigned char *)scsi_base = Ox02; 
*(volatile unsigned char *)scsi_reg = ((command->max_msecs) * 16)/80; 
for (i=O; i < command->cdb_length; i++) { 
*(volatile unsigned char *)scsi_base = i + 3; 
*(volatile unsigned char *)scsi_reg = command->cdb[i]; 
} 
*(volatile unsigned char *)scsi_base = Oxl2; 
*(volatile unsigned char *)scsi_reg = command->size[l]; 
*(volatile unsigned char *)scsi_base = Oxl 3; 
*(volatile unsigned char *)scsi_reg = command->size[2]; 
*(volatile unsigned char *)scsi_base = Oxl4; 
*(volatile unsigned char *)scsi_reg = command->size[3]; 
*(volatile unsigned char *)scsi_base = Ox15; 
if ((command->cdb[OJ == Oxl5) II (command->cdb[OJ == Ox55)) 
*(volatile unsigned char *)scsi_reg = (command->target_id); 
else 
*(volatile unsigned char *)scsi_reg = (Ox40 I command->target_id); 
*(volatile unsigned char *)scsi_base = Ox18; 
*(volatile unsigned char *)scsi_reg = Ox09; 
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while ( scsi_sernaphore == 1 ) 
eat_time(]); 
*(volatile unsigned char *)scsi_base = Oxl 7; 
scsi_num = *(volatile unsigned char *)scsi_reg; 
while (scsi_nurn != Ox16 && scsi_num !=0){ 
printf("\nSCSI Problem. Status=%2X Message=%2X Phase=%2Xln" ,\ 
scsi_num, scsi_rnessage, scsi_phase); 
printf("Trying to recover ... \n");fflush(stdout); 
switch (scsi_nurn) { 
case Ox 17: 
scsi_num = Oxl6; 
break; 
case Ox4b: 
scsi_semaphore = I; 
*{volatile unsigned char *)scsi_base = Oxl O; 
*(volatile unsigned char *)scsi_reg = Ox41; 
*(volatile unsigned char *)scsi_base = Ox12; 
*(volatile unsigned char *)scsi_reg = O; 
*(volatile unsigned char *)scsi_base = Oxl3; 
*(volatile unsigned char *)scsi_reg = O; 
*(volatile unsigned char *)scsi_base = Oxl4; 
*(volatile unsigned char *)scsi_reg = O; 
*(volatile unsigned char *)scsi_base = Oxl 8; 
*(volatile unsigned char *)scsi_reg:;; Ox09; 
while ( scsi_sernaphore = 1 ) 
eat_time(J); 
break; 
case Ox49: 
scsi_semaphore:;; 1; 
*(volatile unsigned char *)scsi_base = OxlO; 
*(volatile unsigned char *)scsi_reg:;; Ox30; 
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) 
*(volatile unsigned char *)scsi_base = Ox12; 
*(volatile unsigned char *)scsi_reg = OxOl; 
*(volatile unsigned char *)scsi_base = Qx13; 
*(volatile unsigned char *)scsi_reg = OxOO; 
*(volatile unsigned char *)scsi_base = Ox14; 
*(volatile unsigned char *)scsi_reg = OxOO; 
*(volatile unsigned char *)scsi_base = Ox 18; 
*(volatile unsigned char *)scsi_reg = Ox09; 
while ( scsi_semaphore == 1 ) 
eat_time(l); 
break; 
default: 
printf("Unable to recover!\n"); 
printf("\nStatus=%2X Message;::%2X Phase=%2X\n",\ 
scsi_num, scsi_message, scsi_phase); 
fflush(stdout); 
while (1) 
eat_time(l); 
break; 
if (scsi_message == 0) 
command->cdb_status = SCSI_GOOD; 
else 
command->cdb_status = SCSI_CHECK_SENSE; 
return 1; 
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APPENDIXE 
ADAPTER CARD SCHEMATICS 
E.l EV80960SX SCSI Adapter Card Schematics
The EV80960SX SCSI adapter card is fabricated using a standard four-layer printed 
circuit board technology. The inner layers are power and ground planes. The outer layers are 
signal planes. The prototype version had severe problems with ground bounce due to the length 
of the unshielded SCSI cable. To alleviate this problem, extensive numbers of decoupling ca­
pacitors were used. Figures E.l through E.8 show the schematics of the SCSI adapter card. 
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E.2 EV80960SX LCD Adapter Schematics
The EV80960SX LCD adapter is also fabricat�d using a standard four-layer printed 
circuit board technology. To allow for easier debugging, all pins on the XC4005 are connected 
to test points for probing by a logic analyzer. Figures E.9 through E.14 show the schematics for 
the LCD adapter. 
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